


ELECTRONICS INFORMATION SERIES

# MICROCOMPUTER

## D.A.T.A. BOOK<sup>®</sup>



**EDITION 6**  
VALID THRU JUNE 1979

## 2. MICROCOMPUTER SYSTEMS

IN ORDER OF: (1)DATA BITS (2)MANUFACT. CODE  
& (3)SYSTEM TYPE No.

LINE No.	SYSTEM TYPE No.	ORGANIZATION		SYS. CONFIGURATION			No. ADDR. MODE	No. INTERRUPT	INSTRUC-TIME-TYP & CLK CYC	No. GEN. PUR-POSE	STACK LEVEL	SYMBOL: PT-PORT		INSTR SET REF. No.	SYSTEM DWG.	MFR. CODE
		DATA BITS	ARCHI-TECTURE	MEMORY (RAM/ROM) (BYTES)	I/O DEV @PT WIDTH (D/WIDTH)	BASIC MICRO INSTR						V-VECTORED P-PRIORITY M-MULTIPLE	OTHER CAPABILITIES			
1	MC14500B	1	CHF	256	32/1	16			100n				Industrial Control Unit	IS73	S89	MOTA
2	S2000	4	uCT	8k	1/8	51			4.0u		3		One Chip Microcomputer	IS79	S93	AMI
3	Am2900	4	CHF	4.0k	16/4	512Δ	4	VP	150n		16	4	Microprogrammable	IS63	S66	AMV
4	ASC40	4	CdF		256/4	45			10.8u		7		Uses Intel 4040 MPU	IS22		APS
5	IMC40	4	CdF	8.0k	320/4	60			10.8u		24		Uses C4040CPU	IS66	S58	COM
6	SYSTEM4	4	CdF	10k/32k	1024/1	45			12.5u*		24		Uses Intel 4004 CPU	IS14		DSI
7	SYSTEM4A	4	CdF	40k/8.0k	1024/1	60			10.8u*		24		Uses Intel 4040 CPU	IS14		DSI
8	SYSTEM4B	4	CdF	40k/8.0k	1024/1	60			7.0u*		24		Uses Intel 4040CPU	IS14		DSI
9	F2900	4	CHF	16/16	16/4	512Δ	4		75n*		16	4	Uses 2901CPU;Microprogrm	IS63		FSC
10	HMCS42	4	uCT	32/512	4/3	74			10u				One Chip Microcomputer			HITJ
11	HMCS43	4	uCT	80/1k	4/4	74		2P	10u		6	2	One Chip Microcomputer			HITJ
12	HMCS43C	4	uCT	80/1k	4/4	74		2P	10u		6	2	One Chip Microcomputer			HITJ
13	HMCS44	4	uCT	160/2k	4/4	69		2P	20u		6	2	One Chip Microcomputer			HITJ
14	HMCS45	4	uCT	160/2k	6/4	69		2P	20u		6	2	One Chip Microcomputer	IS88	S120	HITJ
15	3000ITL	4	CHF	512	16/8	512Δ	5				11		MCU And CPE/I/O Expands	IS13	S4	ITL
16	MCS4	4	CHF	32k	128/4	46	4	V	10.8u		16		3 Subroutine Nesting	IS22a	S40	ITL
17	MCS40	4	CHF	64k	128/4	60		V	10.8u		7		Expanded MCS4	IS22		ITL
18	MN1400	4	uCT	256/8k	24/4	75	2		10u		2		One Chip Microcomputer	IS72	S88	MATJ
19	MN1402	4	uCT	128/8k	13/4	57	2		10u		2		One Chip Microcomputer	IS72	S147	MATJ
20	MN1403	4	uCT	64/4k	12/4	50	2		10u		2		One Chip Microcomputer	IS72	S148	MATJ
21	MN1404	4	uCT	64/4k	6/4	48	2		10u		2		One Chip Microcomputer	IS72	S149	MATJ
22	MN1405	4	uCT	512/16k	24/4	75	2		10u		2		One Chip Microcomputer	IS72	S150	MATJ
23	MN1430	4	uCT	256/8k	24/4	75	2		10u		2		One Chip Microcomputer	IS72	S88	MATJ
24	MN1432	4	uCT	128/8k	13/4	58	2		15u		2		One Chip Microcomputer	IS72	S147	MATJ
25	MN1435	4	uCT	512/16k	24/4	75	2		15u		2		One Chip Microcomputer	IS72	S150	MATJ
26	MN1450	4	uCT	256/8k	24/4	75	2		10u		2		One Chip Microcomputer	IS72	S88	MATJ
27	MN1498	4	CHF	256/8k	13/4	68	2		10u		2		uComp W/Ext Inst Mem	IS72	S151	MATJ
28	MN1499	4	CHF	256/16k	21/4	75	2		10u		2		uComp W/Ext Inst Mem	IS72	S152	MATJ
29	6701	4	uCT	512	16/4	36			230n		16		4 Bit Slice Controller	IS18		MMI
30	6701	4	uCT	512	16/4	36			175n		16		4 Bit Slice Controller	IS18		MMI
31	M2900	4	CHF	512/8.0k	16/4	512Δ	4	VP	150n		16	4	Microprogrammable	IS63	S66	MOTA
32	M10800	4	CHF	256	256/4	16		MP			4		Full Binary And BCD	IS61	S44	MOTA
33	MC141000	4	uCT	256/8k	19/1	43			1.4u				One Chip Microcomputer	IS90	S122	MOTA
34	MC141200	4	uCT	256/8k	24/1	43			1.4u				One Chip Microcomputer	IS90	S122a	MOTA
35	uCOM-4	4	CHF	16k/64k	120/8	55			7.5u		4		Uses NEC uPD751D CPU	IS60		NECJ
36	uCOM-41	4	CHF	128/2k	16/4	69		8	6.4u*		2	8	Uses NEC uPD541D CPU	IS59		NECJ
37	uCOM-42	4	uCT	384/19k	31/1	72			10u		4	4	uPD548C Chip Sys	IS80	S109	NECJ
38	uCOM-43	4	uCT	384/16k	35/1	80		1V	10u		6	3	uPD546C Chip Sys	IS81	S110	NECJ
39	uCOM-44	4	uCT		35/1	80			10u		1		uPD547C Chip Sys	IS81a	S111	NECJ
40	uCOM-47	4	uCT	32/4k	4/4	103			5.0u		1	M	uPD766G Chip Sys	IS86	S117	NECJ
41	uCOM-45	4	uCT	128/5k	21/1	58			10u		1		uPD550C,554C Chip Sys	IS81	S112	NECM
42	COP402	4	uCT	128/0	23/1	57	3	2VP	4.0u		1	3	COP420 Without ROM			NSC
43	COP410L	4	uCT	128/4k	19/1	43	3	1VP	16u		1	2	5mA,4.5-9.5V Supply			NSC
44	COP411L	4	uCT	128/4k	15/1	43	3	1VP	16u		1	2	COP410L In 20 Pin Pkg			NSC
45	COP420	4	uCT	256/8k	23/1	57	3	2VP	4.0u		1	3	COP400 Family Software			NSC
46	COP420L	4	uCT	256/8k	23/1	57	3	2VP	16u		1	3	7mA,4-9V Supply			NSC
47	FIPS	4	CHF	36k	128/4	45	4	V	10.8u		16	3	3 Subroutine Nesting	IS22a	S40	NSC
48	IDM2900	4	CHF	16/16	16/4	512Δ			75n*		16		Microprogrammable	IS63	S130	NSC
49	MM5781/82	4	CHF	512/16k	24/1	52	3	2VP	10u*		2	2	Expandable ROM	IS93		NSC
50	MM5782/129	4	CHF	512/32k	24/1	52	3	2V	10u*		2	2	Direct VF/LED Display			NSC
51	MM5799N	4	uCT	384/12k	22/1	51	3	1VP	10u*		2	2	LED Drive/Serial I/O	IS92	S124	NSC
52	MM57140N	4	uCT	220/5k	24/1	39	3	1VP	15u*		1	2	Direct LED Display Drive	IS91	S123	NSC
53	MM57152N	4	uCT	240/6k	24/1	39	3	1VP	15u*		1	2	Direct VF Display Drive	IS91	S123	NSC
54	CM-41	4	uCT	640/2k	14/4	45	4		11.2u*		16	3	4004 KBD/DISP/TTY	IS22a		PRO
55	PLS-401	4	CoC	320/1.0k	9/4	44	4		11.2u*		16	3	One 4x6 Card 4004/1702	IS22a	S70	PRO
56	PLS-411	4	CoC	560/768	9/4	44	4		11.2u		16	3	4004/1702 One Card Sys	IS22a	S70a	PRO
57	PLS-441	4	CoC	640/1280	9/4	60	3	1V	11.2u		24	7	4040/1702 One Card Sys	IS22	S70b	PRO
58	MM75	4	uCT	48/640	22/1	50					4		PPS 4/1 One Chip Comp	IS100		RKW
59	MM76	4	uCT	48/640	31/1	50					4		PPS 4/1 One Chip Comp	IS100		RKW
60	MM77	4	uCT	96/1.3k	31/1	50					6		PPS 4/1 One Chip Comp	IS101		RKW
61	MM78	4	uCT	128/2.0k	31/1	50					6		PPS 4/1 One Chip Comp	IS101		RKW
62	PPS4	4	CHF	4k/4k	16/4	50		2	5.0u		1		Decimal And Binary	IS25	S16	RKW
63	PPS4/1	4	uCT	4k/4k	31/4	50		2	12.5u		1		Decimal And Binary	IS26	S17	RKW
64	PPS4/2	4	CHF	4k/4k	16/4	50		2	5.0u		1		2 Chip System	IS25a	S16	RKW
65	3000SIC	4	CHF	512	16/4	512Δ	5				11		MCU And CPE	IS13	S4	SIC
66	LS481	4	CHF		2/8	210Δ		M	100ns			M	Expand, Microprog Slice	IS85	S115	TII
67	S481	4	CHF		2/8	210Δ		M	60ns			M	Expand, Microprog Slice	IS85	S115	TII
68	SBP0400	4	CHF	512	16/4	76	6		1.0u		8		Expandable, Microprogram	IS47	S45	TII
69	SBP0400A	4	CHF	512	16/4	76	6		200ns		8		Expandable, Microprogram	IS47	S45	TII
70	TMS1000	4	uCT	256/8.0k	23/1	43			15u		1		One Chip Microcomputer	IS7		TII
71	TMS1070	4	uCT	256/8.0k	23/1	43			15u		1		One Chip Microcomputer	IS7		TII
72	TMS1100	4	uCT	512/16k	23/1	54			15u		1		One Chip Microcomputer	IS8		TII
73	TMS1200	4	uCT	512/16k	25/1	43			15u		1		One Chip Microcomputer	IS7		TII
74	TMS1270	4	uCT	256/8.0k	27/1	43			15u		1		One Chip Microcomputer	IS7		TII
75	TMS1300	4	uCT	512/16k	28/1	54			15u		1		One Chip Microcomputer	IS8		TII
76	CR1872	4	uCT	128/512	16/4	20		2Po	10u		5		One Chip Microcontroller	IS89	S53	WDC
77	AMC95/4000	8	CoC	4k/12k	48/1	74		8V	250ns		7		Uses Am9080A, A-4 CPU	IS34		AuC
78	S6800	8	CHF	65k	64k/8	72	7	V	2.0u		6	M	DMA And Port Processor	IS11	S1	AMI
79	Am9080A	8	CHF	64k	256/8	74		V	250ns*		7		DMA, TTL Compatible	IS34		AMV
80	70-100	8	CoC	4k/1k	256/8	78	4	8P	2.0u		7	M	Expan Options, Intel 8080	IS21		APP
81	EVENT2000	8	CdF	48k	256/8	78	4	8P	2.0-8.5u		7	M	Uses 8080A CPU	IS21		APP
82	ASC80	8	CdF	64k	128/8	78	4	8V	2.0u		6		Uses Intel 8080A MPU	IS21		APS
83	ASC280	8	CdF	64k	128/8	158	8	256V	1.6u		13		Uses Zilog Z80 CPU	IS64		APS
84	CSS-1143	8	CoC	1.0k/16k		158	7	M	500ns		12	M	Uses Z80 CPU	IS65	S144	CLI
85	L5SERIES	8	CdF	16k	512/8	48		P	12.5u		6		Intel 8080 3 Card Set	IS29	S21	CLI
86	MM1	8	CdF	64k	8/8	78	4	8VP	500ns		6	16	Uses Intel 8080A	IS29	S90	CLI
87	M5SERIES	8	CdF	64k	512/8	78		P	5.5-7.0u		6		Intel 8080 3 Card Set	IS29	S21	CLI
88	Z2	8	SYS	64k	256/8	158	10		1.0u*		19		Uses Z80A CPU	IS65		CRO
89	MPS	8	CdF	16k	32/8	48		1M	12u-44u		6	7	Custom System	IS16	S10	DEC
90	TDG6500SYS	8	CdF	64k	512/8	55		1V	1.0u				Uses 6502CPU, Options	IS1		DIG
91	TDG6800SYS	8	CdF	64k	512/8	72		1V	1.0u		6		Uses 6800CPU, Options	IS6		DIG
92	TDG8080SYS	8	CdF	64k	512/8	78		8VP	500ns		7		Uses 8080CPU, Options	IS21		DIG
93	TDGZ80SYS1	8	SYS	10k	8/8	78	11	128V	1.0u		16		Packaged Z80 CPU Sys	IS65	S98	DIG
94	TDGZ80SYS2	8	SYS	18k	8/8	78	11	128V	1.0u		16		Z80SYS1 W/Added Mem Bd	IS65	S98	DIG
95	DL8A	8	SYS	64k	256/8	72	4	8P	1.0-2.5u		8		Uses Intel 8080 MPU	IS21	S28	DNI
96	M															

# 17. INSTRUCTION SETS

IN DRAWING NUMBER  
SEQUENCE

IS60

IS60

	Mnemonic	Instruction code		Description of Operation
		OPR	OPA	
Control instruction	NOP	0 0 0 0	0 x x x	No operation
	STP	0 0 0 0	1 x x x	Stop
	CFR	0 0 0 1	0 x x x	reset CTF.
	CFS	0 0 0 1	1 x x x	set CTF.
Address store instruction	SDR	0 0 1 0	0 r r r	store AC in WR <sub>1-3</sub> (n). n=rrr
	SDU	0 0 1 0	1 r r r	AC is incremented by one and stored in WR <sub>1-3</sub> (n). n=rrr
	SDS	0 0 1 0	1 1 1 1	SP is decremented and stores AC in WR <sub>1-3</sub> (n) with n specified by SP. n=(SP)
Address load instruction	LDR	0 0 1 1	0 r r r	load AC with WR <sub>1-3</sub> (n). n=rrr
	LDU	0 0 1 1	1 r r r	load AC with WR <sub>1-3</sub> (n). Then AC is incremented by one. n=rrr
	LDS	0 0 1 1	1 1 1 1	load AC with WR <sub>1-3</sub> (n) specified by SP. Then SP is incremented by one and the contents of AC and SC are exchanged. n=(SP)
	LDI	0 1 0 0	a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub> a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub>	loads AC <sub>H</sub> , AC <sub>M</sub> , and AC <sub>L</sub> with 12 bits expressed by a <sub>3</sub> , a <sub>2</sub> , and a <sub>1</sub> respectively.
Branch instruction	JCN	0 1 0 1 a <sub>2</sub> a <sub>1</sub> a <sub>0</sub> a <sub>0</sub>	C <sub>3</sub> C <sub>2</sub> C <sub>1</sub> C <sub>0</sub> a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub>	If J="1" exchange the contents of AC and SC then jump to SC <sub>H</sub> , a <sub>2</sub> , a <sub>1</sub> . AC becomes SC+2. If J="0" execute SC+2. (Note 1)
Data load instruction	LAR	0 1 1 0	0 r r r	load Acc with WR <sub>0</sub> (n). n=rrr
	LAD	0 1 1 0	1 0 0 0	load Acc with the data of the memory location addressed by AC.
	LAM	0 1 1 0	1 m m m	load Acc with the data of the memory location addressed by AC and mmm. (Note 2)
	LAI	0 1 1 1	d d d d	load Acc with dddd.
Data store instruction	SAR	1 0 0 0	0 r r r	Store the Acc content into WR <sub>0</sub> (n). n=rrr
	SAD	1 0 0 0	1 0 0 0	Store the Acc content into the memory location addressed by AC.
	SAM	1 0 0 0	1 m m m	Store the Acc content into the memory location addressed by AC and mmm. (Note 2)
Skip instruction	ISU	1 1 0 0	0 r r r	Skips to address SC+2, if WR <sub>0</sub> (n)=0. Otherwise WR <sub>0</sub> (n) is incremented by one. n=rrr
	ISD	1 1 0 0	1 r r r	Skips to address SC+2, if WR <sub>0</sub> (n)=1. Otherwise WR <sub>0</sub> (n) is decremented by one. n=rrr
Indirect load instruction	LIN	1 1 0 1	a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub>	load TM and Acc with the content of the memory location addressed by a <sub>3</sub> AC <sub>M</sub> AC <sub>L</sub> .
Arithmetic & Logic Operation	ORL	1 0 0 1	1 0 0 1	OR operation is carried out between the Acc and the content of memory location addressed by AC.
	ANL	1 0 0 1	1 0 1 0	AND operation is carried out between the Acc and the content of the memory location addressed by AC.
	EXL	1 0 0 1	1 1 0 0	Exclusive OR operation is carried out between the Acc and the content of the memory location addressed by AC.
	ADR	1 0 1 0	0 r r r	Addition is carried out between the Acc and the WR <sub>0</sub> (n). n=rrr
	ADD	1 0 1 0	1 0 0 0	Addition is carried out between the Acc and the content of the memory location addressed by AC.
	ADM	1 0 1 0	1 m m m	Addition is carried out between the Acc and the content of the memory location addressed by AC and mmm. (Note 2)
	SBR	1 0 1 1	0 r r r	Subtraction is carried out between the Acc and the WR <sub>0</sub> (n). n=rrr
	SBD	1 0 1 1	1 0 0 0	Subtraction is carried out between the Acc and the content of the memory location addressed by AC.
SBM	1 0 1 1	1 m m m	Subtraction is carried out between the Acc and the content of the memory location addressed by AC and mmm. (Note 2)	

Note 1:  $J = \bar{C}_3 \cdot (C_2 \cdot Acc = 0 + C_1 \cdot OVF = 1 + C_0 \cdot CDF = 1) + C_3 \cdot (\bar{C}_2 \cdot Acc = 0 + C_1 \cdot OVF = 1 + C_0 \cdot CDF = 1)$

Note 2: The address for which three bits of AC<sub>M</sub> are substituted with mmm.

AC<sub>H</sub> AC<sub>M</sub> AC<sub>L</sub>  
(x x x x x m m m x x x x)

## Operations for Registers

(OPR 1 1 1 0 is common to all)


Mnemonic	OPA	Description of Operation
TAS	0 0 0 1	transfers the content of the AC to SC.
TSA	0 0 1 0	transfers the content of the SC to AC.
XSA	0 0 1 1	exchanges the content of the SC with AC.
IAC	0 1 0 0	AC is incremented by one.
DAC	0 1 0 1	AC is decremented by one.
TAL	1 0 0 0	transfers the content of the Acc to AC <sub>L</sub> .
TAM	1 0 0 1	transfers the content of the Acc to AC <sub>M</sub> .
TAH	1 0 1 0	transfers the content of the Acc to AC <sub>H</sub> .
TAT	1 0 1 1	transfers the content of the Acc to TM.
TLA	1 1 0 0	transfers the content of the AC <sub>L</sub> to Acc.
TMA	1 1 0 1	transfers the content of the AC <sub>M</sub> to Acc.
THA	1 1 1 0	transfers the content of the AC <sub>H</sub> to Acc.
TTA	1 1 1 1	transfers the content of the TM to Acc.

## Operations for Accumulator

(OPR 1 1 1 1 is common to all)

Mnemonic	OPA	Description of Operation
CLB	0 0 0 0	clear Acc and OVF.
CLC	0 0 0 1	clear OVF.
CLA	0 0 1 0	clear Acc
CMC	0 1 0 0	Complement OVF; OVF→OVF.
CMA	0 1 0 1	Complement Acc; Acc→Acc.
RAL	0 1 1 0	Rotate left. OVF→Acc <sub>0</sub> , Acc <sub>3</sub> →OVF, Acc <sub>i</sub> →Acc <sub>i+1</sub> .
RAR	0 1 1 1	Rotate right. Acc <sub>0</sub> → OVF, OVF→Acc <sub>3</sub> , Acc <sub>i</sub> →Acc <sub>i-1</sub> .
INC	1 0 1 0	Acc is incremented by one.
DEC	1 0 1 1	Acc is decremented by one.
DAA	1 1 0 0	Decimal adjust Acc in addition.
DAS	1 1 0 1	Decimal adjust Acc in subtraction.

# CPU AND ROM



FHI-0175-04

116

120

NEC P95011  
D2332C 116

Q106

NEC R93019  
UPD412C

Q112

R114  
SN7407N  
J7906AEM

Q117

SN74154N  
MALAYSIA 7801A

Q119

NEC P95011  
D2332C 120

Q105

SN7473N

Q111 MXJ

SW103

NEC R93026  
D751C

Q116

SN7407N  
J7845AEM

Q118

SN7406N  
J7849AEM

Q104

R108  
R107

MXJ  
SW101

Canon  
FHI-0175-04 FGI-0921  
MADE IN JAPAN

9012 12345  
3456789012

SN74173N  
J7840XEM

Q103

SN7473N  
J7901BEM

Q108

R111  
D104  
D103  
D102  
D101

SN7408N  
J7845XEM

Q115

SW102  
MXJ

Q125

SN7404N  
MALAYSIA 7806A

Q102

R104  
R105  
R106  
C104

SN7492AN  
J7901CEM

Q110

EL SALVADOR 7880A

Q114

Q124  
TH10E  
C

R124  
R110  
R131  
R132

SN7500N  
EL SALVADOR 7800A

Q101

CDF  
Q107

SN7400N  
MALAYSIA 7849A

Q109

SN7414N  
J7836XEM

Q113

R118  
R119  
R120  
R121  
R122  
R123

R127  
R129  
R130

NE555N  
Q108

R109  
D105  
C105  
C106

D106

CTF

R115  
R116  
D107  
D108  
P117  
P118  
P119  
P120  
P121  
P122

R125  
R126

R101

R110

R112

R113

R114

R123

R102

R103

R104

R105

R106

R107

R108

R109

R110

R111

R112

R113

R114

R115

R116

R117

R118

R119

R120

R121

R122

R123

R124

R125

R126

R127

R128

R129

R130

R131

R132

R133

R134

R135

R136

R137

R138

R139

R140

R141

R142

R143

R144

R145

R146

R147

R148

R149

R150

R151

R152

R153

R154

R155

R156

R157

R158

R159

R160

R161

R162

R163

R164

R165

R166

R167

R168

R169

R170

R171

R172

R173

R174

R175

R176

R177

R178

R179

R180

R181

R182

R183

R184

R185

R186

R187

R188

R189

R190

R191

R192

R193

R194

R195

R196

R197

R198

R199

R200

R201

R202

R203

R204

R205

R206

R207

R208

R209

R210

R211

R212

R213

R214

R215

R216

R217

R218

R219

R220

R221

R222

R223

R224

R225

R226

R227

R228

R229

R230

R231

R232

R233

R234

R235

R236

R237

R238

R239

R240

R241

R242

R243

R244

R245

R246

R247

R248

R249

R250

R251

R252

R253

R254

R255

R256

R257

R258

R259

R260

R261

R262

R263

R264

R265

R266

R267

R268

R269

R270

R271

R272

R273

R274

R275

R276

R277

R278

R279

R280

R281

R282

R283

R284

R285

R286

R287

R288

R289

R290

R291

R292

R293

R294

R295

R296

R297

R298

R299

R300

R301

R302

R303

R304

R305

R306

R307

R308

R309

R310

R311

R312

R313

R314

R315

R316

R317

R318

R319

R320

R321

R322

R323

R324