

# NEC Electronics (Europe) Gmbl

# µPD 78C05

# 8-BIT MICROCOMPUTER

Karlstraße 123-127 ·

4000 Düsseldorf 1 · W. Germany · Telephone: (02 11) 3 61 41 · Telex: 8 587 419 NEC D



µPD 78C05

# 8-BIT MICROCOMPUTER

# EVAKIT FOR µPD78C06

FEBRUARY 1981

NEC ELECTRONICS (EUROPE) GMBH



### uPD78C05

## 8-BIT MICROCOMPUTER

DESCRIPTION The uPD78C05 is a high-performance 8-bit microcomputer fabricated with CMOS technology. The uPD78C05 contains an 8-bit ALU, a 128 x 8 RAM, two 8-bit I/O ports, a 6-bit I/O port, an 8-bit timer/event counter with 4-bit prescaler, a serial I/O port, and three (two external and one internal) source vectored interrupt structure. It also contains a 16-bit Address bus and an 8-bit data bus for external memory (program memory, data memory, or memory mapped I/O) up to 64K bytes.

Powerful 101 Instruction Set

The uPD78C05 has stand-by capability (STOP/HALT) for its power-down.

The uPD78C05 is applicable for hand-held computer, etc. requring low power consumption .

The uPD78C05 is compatible with the uPD78C06 (uCOM-87) and used as evaluation chip for uCOM-87LC.

### FEATURES


Instruction Cycle Time : 4 us Data Memory : 128W x 8 Direct Addressing Capability up to 64kB External Memory Powerful Addressing Modes Capability Multi-level Stack Vectored Interrupts (External : 2, Internal : 1) On-chip 8-bit Timer with 4-bit Prescaler 46 I/O Ports Serial I/O Ports Stand-by Capability (STOP/HALT mode) Fully Bus Compatible with 8080A On-chip Clock Generator Single Supply, CMOS Technology Low Power Consumption 64 pin QUIP

# PIN CONFIGURATION

AB15	0	1	$\cup$	64		Vec
\$0UT	0	2		63		AB14
DB7	0	3		62		AB13
DB6	0	4		61		AB12
DB5	0	5		60		AB11
DB4	0	6		59		AB10
DB3	0	7		38		AB9
DB2	0	8		57		AB8
DB1	0	9		56		AB7
DB0	0	10		55		AB6
N.C.	0	11		54		AB5
INTI	0	12		53		AB4
INT0	0	13		52		AB3
WAIT	0	14		51		AB2
M1	0	15	117	50		AB1
WR	0	16	178C05	49		AB0
RD	0	17	5	45		PB7
PC5	0	18		47		PB6
PC4	0	19		46		PB5
PC3	0	20		45		PB4
PC2	0	21		44		PB3
PC1	0	22		43		PB2
PCO	0	23		42	0	PB1
REL	0	24		41		PB0
то	0	25		40	0	PA7
SCK	0	26		39	0	PA6
SI	0	27		38		PA5
SO	0	28		37		PA4
RESET	0	29		36		PA3
X2	0	30		35		PA2
X1	o	31		34		PA1
$V_{SS}$	0	32		33	0	PA0
			and the second second	and the second se		

Pin Names

PA7-0, PB7-0, PC5-0	:	I/O Ports
AB15-0	:	Address Bus
DB7-0	:	Data Bus
WAIT	:	Wait Request
INTO, INTL	:	Interrupt Request
x <sub>2</sub> , x <sub>1</sub>	:	Xtal
SCK	:	Serial Clock Input/Ouput
SI	:	Serial Input
SO	:	Serial Output
RESET	:	Reset
RD	:	Read Strobe
WR	:	Write Strobe
<i>out</i>	:	Clock Output
Ml	:	Machine Cycle 1





### PIN DESCRIPTION

### 1.1 PA7-0 (PortA) ··· Output

This is a 8-bit output port, and it has latch capability. With Move instructions, the data can be transferred between latch buffers and accumulator. Besides, the latched contents on the buffers can be freely handled with Logic instructions. Once the data is written on the buffers, it is kept on the buffers until another Port A handling instructions will be executed or a reset signal will be issued. Output level is TTL compatible.




Fig. 1-1 The Port A Structure

#### 1.2 PB7-0 (PortB) ··· 3-state Input/Output

This is a 8-bit input/output port, and its output has latch capability. Each line of the Port B can be independently manipulated by the MODE B Register, and either of an input or output port can be programmed at that time. In case of being set as input port lines, or during reset, the port lines become a high impedance state. Input level is CMOS compatible and output level is TTL compatible.




Fig. 1-2a The Port B Structure

(a) A bit of the Port B is defined as an output port (MODE \*Bn=0) In this case, an output letch becomes valid, and with move instructins. the data can be transferred between output latch buffers of the port-lines and an accumulator.

#### (continued)

the latched contents can be freely handled with Logic instructions. Once the data is written on the buffer, the buffer will maintains the data until another Port B handling instruction will be executed or a reset will be issued.




Fig. 1-2b The lines of the Port B used as output ports

(b) A bit of the Port B is defined as an input port (MODE Bn=1) The content of the PB lines can be loaded onto the accumulator with a move instruction. Also a write operation onto output latch buffers of the port lines are possible, too, i.e., by a move instruction, the data on the accumulator can be stored onto all the output latch buffers of the Port B, no matter which a port line is set as input or output port. However, the contents of the output latch buffers of the port lines used as input port cannot be loaded onto the accumulator, by a move instruction. Besides, since the output latch buffers of the input ports are high impedance state, the contents of the buffers do not appear on the port lines. But, if the port lines then are switched over from input mode to output mode, the contents stored in the output latch buffers mentioned in the above, can appear on the port lines, and also can be loaded onto the accumulator.




Fig. 1-2c The lines of the Port B used as input ports

However, an actual instruction execution is done per 8-bit data. If a Port B read instruction (MOV A,PB) is executed, the contents of input lines set as input ports and the ones of output latches set as output ports are loaded onto the accumulator. If a Port B write instruction (MOV PB,A, etc.) is executed, the contents of the output latch buffers set as input ports are not replaced with another data by the instruction execution, and accordingly, the write data corresponding to these bits are disregared. Thus, the write data operation is executed only to the output latches set as output ports.

#### 1.3 PC5-0 (Port C) ··· Input

This is a 6-bit input port with pull-up resistors. Input data to this port can be test by test instruction, and also moved to least significant 6-bit of accumulator. Input level is CMOS compatible. This port is fit for key-input port.




Fig. 1-3 The Port C Structure

#### 1.4 WR (Write Strobe) ... Output

This is used as a strobe signal for a write operation for an external memory or I/O. This is at the high impedance state in inactive condition.

#### 1.5 RD (Read Strobe) ... Output

This is used as a strobe signal for a read operation for an external memory or I/O. This is at the high impedance state in inactive condition.

#### 1.6 TO (Timer Out) ··· Output

The square wave is output from this line. Its cycle time is half of a count time of the internal timer. It gows on low level after reset.

### 1.7 DB<sub>7-0</sub> (Data Bus) ··· 3-state Input/Output


This is an 8-bit bi-directional data bus. The data move between an external memory or I/O STOP, and accumulator is done through this data bus. During an input, HALT, and RESET, the output of the data bus goes a high impedance state. Input/Output level are TTL compatible.

#### 1.8 AB15-AB0 (Address Bus) ··· Output

These lines are 16-bit address bus and memory addresses with location 0-65,407, including interanl ROM addresses (0-4,095) in uPD78C06, are appeared on the bus.

The uPD78C05 AB lines are unlike the uPD78C06 PE lines, and have no port structure (no latching capability). When the port E output instruction (PEX) is executed at the uPD78C05, the register pair BC is output on the AB lines only during one clock cycle at ninth clock from the start of the instruction (Tl-state at third machine cycle), and the memory address information are output at its before and after states.

The following diagram is the timing at PEX instruction execution.



\*: 2nd byte fetch addr.

The identification code of PEX instruction and the strobe signal (STB) at the uPD78C06 are not available in the uPD78C05, so that when using the BC data for external use the contents of the data bus should be sampled and decoded to judge if the instruction code is PEX or not. If it is PEX, then count the clock ( $\phi$ out) and make the strobe signal and latch the BC data to the external register by it.

#### 1.9 Ml (Machine Cycle 1) ··· Output

The Ml signal indicates to the external devices that the present machine cycle is the 1st one each instruction and it is output from Tl to T3 during the 1st operation code fetch cycle.

The M1 output is used for single-step execution, break operation, and the latching control of BC data in PEX instruction execution.

#### 1.10 WAIT (Wait Request) ... Input

If users use rather slow speed external memories or I/O devices in the systems, they can extend a READ/WRITE timing to meet this slow device, by providing a low level signal to this line. The WAIT signal is checked at the end of  $T_2$ . If it is low, it goes to a wait state (Tw), and it stays in the state until the WAIT goes high. Pull-up register is built-in.

#### 1.11 INTO, INTL (Interrupt Request) ··· Input

These are Interrupt Request Input lines. INTO is a level-sensitive, INTI is a rising-edge sensitive, respectively. The interrupt priority among the interrupts is shown below.

INT 0 > INT T > INT 1

Here, INTT is internal interrupt.

- (a) INT 0 It is a level-sensitive interrupt input line which is high level active.
- (b) INT1

It is a rising-edge sensitive interrupt line, and it becomes valid when INT1 input goes low to high. Subsequently, if users want to perform another interrupt on this line after an interrupt on this line is accepted, they must take it into consideration that INT1 input should be maintained at low state a little while, and then it should go high. Unless, it does not enable another interrupt.

In order to avoid a possible mis-operation due to noise signals less than 1 us, all interrupt lines are samples with internal clocks by 1 us rate, periodically. Therefore, an interrupt request signal must have more than 2 us active (high level) time.

### 1.12 X1, X2 (Xtal)

These are conncected to the crystal for the internal clock generator circuit. The X1 is also used as the external clock input, instead of the crystal. Input level of X1 is CMOS compatible.

#### 1.13 Øout (Clock Output) ··· Output

The clock of system clock frequency  $(1/4 \text{ of crystal frequency or } X_1 \text{ external clock frequency})$  is placed out from this line. It is still placed out in HALT mode, but it is fixed to high in STOP mode.

#### 1.14 SCK (Serial Clock) ··· 3-state Input/Output

This is used as control clocks for serial input/output data. The serial clock generated in the internal circuit is placed out in internal serial clock mode, and the external clock is input to this line in external serial clock mode. At the rising edge of SCK, the data on a SI line is loaded to the Serial Register (S/P), and at the falling edge of SCK, the contents of the Serial Register appear on a SO line with a bit-order from MSB to LSB.

#### 1.15 SI (Serial Input) ··· Input

This is a serial output port, and the data on the SI is loaded to the Serial Register at the rising edge of  $\overline{SCK}$ . The MSB is start bit.

#### 1.16 SO (Serial Output) ··· Output

This is a serial output port, and the data on the Serial Register appears on the SO. The MSB is srart bit.

#### 1.17 REL (Release STOP mode) ··· Input

This is an input to release the STOP mode of stand-by function. STOP mode is released by raising the REL input high, then clock generator which has been stopped will restart. During REL input is high, the bit 3 of Stand-by Control Register (SC3) is set to one, and it is reset to zero after REL signal returns low. Pull-down resistor is built in.

#### 1.18 RESET (Reset) ... Input

RESET is an input to initialize the uPD78C06. The low level signal over 8 us (at 4 MHz operation) to this line cause the system reset, and the uPD78C06 goes to the following condition;

- All interrupt mask register bits are set, and the all interrupt sources are masked.
- An interrupt enable flag is reset, and all interrupts are disabled.
- All interrupt request flags are reset, accordingly all pending interrupts are reset, too.
- MODE B register is set to FFH, and teh Port B lines become an input mode.

2

- The bit 6 of Serial Mode Register (SM6) is set, and the serial clock is in external mode.
- The bit 3 of Stand-by Control Register (SC3) is reset, other bits are set. Both the HALT and STOP mode are released.
- PSW are all reset to zero.
- PC is loaded with 0000H.
- The Prescaler and Upcounter in timer circuits are cleared.
- All TIMER REG bits are set to FFH.
- All Timer Mode Register (TTM) bits are set. As a result, TO goes to low and the timer circuit bocomes the mode of adding PRESCALER 0.
- All Port A outputs goes to low.
- Data bus (DB7 DB0) goes to high impedance.
- · So output goes to low.
- WR, RD output go to high.
- Other internal registers and RAM, etc. in CPU are not specified.

In order to avoid a possible mis-operation due to noise signals less than 4 us, this line does not accepts less than 4 us level signals as valid ones. Accordingly, RESET is accepted asynchronously and exactly by more than 8 us low level.


Following RESET goes to high, program starts from location 0000H.

# 2. INTERNAL BLOCK FUNCTION DESCRIPTION

#### 2.1 Registers

This mainly consists of the seven 8-bit registers and two 16-bit registers as below.

Fig. 2-1 Register Configuration



(a) General Purpose Registers (B, C, D, E, H, L)

In addition to a role of auxiliary registers for the accumulator, these registers also have a Data Pointer capability if they are used as pair-register (BC, DE, HL). There is an auto-increment/decrement addressing mode capability for the pair-registers of DE, HL, and it can contribute to increase the program efficiency.

(c) Accumulator (A)

Since the uCOM-87LC has an accumulator based architecture, all the data operation are done through the accumulator.

(d) Program Counter (PC)

This is a 16-bit register to maintain the address information of a program step which should be executed, next. According to a number of bytes needed for an instruction which is going to be fetched, it is automatically incremented, usually. However, in case of executing a branch instruction, an immediate data or content of a register appears on the PC. If a reset signal is issued, or in stop mode the PC is reset to 0000(16).

(e) Stack Pointer (SP)

The Stack Pointer is a 16-bit register and is used to maintain a top of the address information of the stack area (Last-In-First-Out Style). The content of the SP is decremented if a CALL or PUSH instruction is executed or interrupt happens, and it is incremented if an RETURN or POP instruction is executed.

#### 2.2 Arithmetic Logic Unit (ALU)

This is used to perform a arithmetic and logic operation such as binary addition/subtraction, decimal adjust, logic and compare operation, and rotation or digit-rotation etc.

#### 2.3 Memory

The uPD78C05 can directly address the memory up to 64k bytes. Except on-chip ROM (0-4095), any memory location can be used as either of RAM or ROM, freely. The memory map of the uPD78C05 is shown on the next page. In the specific memory area, the Reset/Stop mode Restart Address, Interrupt Start Address, Call Table etc. are involved. External memory and on-chip RAM area can be used as data memory (RAM), program memory (ROM), and/or working registers, freely.

(a) Interrupt Start Address

Interrupt	Starting			
Source	Address			
INTO	4(0004H)			
INTT	8 (0008H)			
INTL	16(0010H)			

Since each interval among interrupt addresses is not the same, it is necessary to put an adequate interrupt service program for pretreatment of data prior to interrupts.

(b) Call Address Table

This is used to store the call-address of each one-byte Call instruction (CALT) up to 64 call-addresses over location 128-255.

(c) External Special Use Memory Area (location 0-4095)

In location 0-255 the starting address of the Reset/Stop mode release, the interrupt starting addresses, and the call table for one-byte call instruction (CALT) are allocated, then programmer should do mapping in consideration of it. The location 2048-4095 are directly addressed by 2-byte call instruction (CALF). In the location 0-4095 programmer can place the memory (or memory mapped I/O), and can access it by using the address bus  $(AB_{15}-AB_{0})$ , data bus  $(DB_{7}-DB_{0})$ , and  $\overline{RD}$  or  $\overline{WR}$  signal. In this area programmer can store both program and data.

(d) Internal Data Memory Area (65408-65535)There is on-chip 128 bytes RAM area over location 65408-65535.

(e) External Extension Memory Area (location 4096-65407)

In this area programmer can store both program and data, and can access its data as in location 0-4095. Note that the 128 bytes at location 65280 to 65407 can be used as the working register.

(f) Working Register Area

On the location 65280 to 65535 (internal: 128 bytes; external : 128 bytes), the working registers which contain the 256 bytes area can be located.




Fig. 2-2 The Memory Map

#### 2.4 Serial Interface

Serial interface section (see Fig. 2-3) consists of Serial Input (SI) line, Serial Output (SO) line, Serial Clock ( $\overline{SCK}$ ) input/output line, an 8-bit Serial Register (S/P), an octal counter, a R-S flip-flop used for transfer control, and some gates. When the bit 6 of Serial Mode Register (SM6) is 0,  $\overline{SCK}$  becomes internal clock mode fixed to a half of system clock frequency (if fosc=4MHz, then  $\overline{SCK}$  is fixed to 500KHz), however, when the SM6 is 1, it becomes external clock mode, and operates with DC to 500KHz external clock. Accordingly, the transfer operation in internal clock mode performed synchronously with constant frequency, and in external clock mode it performed synchronously with variable frequency.

A transmitting data is set to serial register by MOV S, A instruction, then the octal counter is reset and serial transfer is triggered by SIO instruction. At every falling edge of  $\overline{SCK}$ , the contents of serial register are shift, and shift-out data are placed to SO line with starting bit of MSB.

While the  $\overline{SCK}$  is low the data on SI line is loaded in continuously, and then latched to serial register at the rising edge of the  $\overline{SCK}$ . Lide this both the input and output of serial data are performed by same  $\overline{SCK}$ .




Fig. 2-3 The Block Diagram of Serial Ports


After occuring eight SCK pulses and completing 8-bit serial data trnsfer, the carry T8 is generated from the octal counter and it sats the interrupt request flag (INTFS). But uPD78C06 has no serial interrupt, then INTFS checked by only test instruction (SKNIT FS). Ininternal SCK mode, as T8 signal resets the control flip-flop, the following transfer after completing 8-bit trasfer are disabled until next SIO instruction will be giben.

Accordingly, the data transfer should be restarted by SIO instruction with the next conditions. In case of data reception, after receiving the data from serial register by MOV A.S instruction, and in case of data transmission, after setting the data to serial register by MOV S.A instruction. T8 is also generated in case of external  $\overline{SCK}$  mode, however, it has no effect to control the external  $\overline{SCK}$ , so that it is necessary to control the number of  $\overline{SCK}$  by the external  $\overline{SCK}$  source side. In case of external  $\overline{SCK}$  mode, the trigger by SIO instruction are not required basically, but to avoid a mis-operation by noise on  $\overline{SCK}$  line, the data transfer should be restarted by SIO instruction which resets the octal counter, after setting or receiving the data to/from serial register as in internal  $\overline{SCK}$ , after conpleting 8-bit transfer. RESET input cause the SO to low level and the  $\overline{SCK}$  is set to external clock mode.

#### 2.5 Serial Mode Register (SM)

This is an 1-bit register used to specify the serial clock source (internal or external) as the SCK, SM is set to 1 by RESET input, then the external clock is selected as serial clock source, and cleared to 0 by move instruction (MOV SM,A; A=XOXXXXX), then the internal clock is selected. SM (SM6) is referenced to bit 6 of accumulator. See following format.






#### 2.6 Timer

This is a programmable 8-bit interval timer with prescaler. It consists of TIMER·REG (8-bit), PRESCALERO (4-bit), PRSCALERI (3-bit), UPCOUNTER (8-bit), COMPARATOR (8-bit), and TIMER F/F.

Count time and TO output are controlled by Timer Mode Register (TMM). It can count 8 usec to 2 msec with resolution of 8 usec (TMM2=0),or 128 usec to 32 msec with resolut; ion of 128 usec (TMM2=1). At first set the count value to the TIMER REG by MOV TM, A instruction, then initialize the PRESCALERO, 1, TIMER F/F, UPCOUNTER and start timer. UPCGUNTER is incremented at every 8us (TMM2=0) or 128us (TMM2=1). COMPARATOR always comparates the contents of UPCOUNTER with TIMER•REG, and it generates match signal (internal interrupt ; INTT) when they are matched. The match signal clears the content of UPCOUNTER, and restart the countup. Accordingly, this timer operates as the interval timer which generates repetitive interrupt with the interval of count time specified by count value of TIMER•REG. When a timer interrupt is generated in HALT mode, the HALT mode is released. Note that the timer interrupt is disabled by setting the bit 1 of interrupt mask register (MK1) to 1. The content of TIMER F/F which is changed its state by every match signal from COMPARATOR are placed on the TO line, so that the TO signal becomes the square wave with its half cycle time equivalent to count time. This output is suitable for driving a piezo buzzer, etc.





#### 2.7 Timer Mode Register (TMM)

This is a 3-bit register used to control the timer operation. Timer is transferred to/from the accumulator by move instruction. It is referrenced to bit 0-2 of accumulator. Bit 0 and 1 of timer mode register (TMMO,1) control to enable or disable the square wave output of TO, and bit 2 (TMM2) controls to add the PRESCALERO or not.






Fig. 2-6 Timer Mode Register Format

#### 2.8 MODE .B

This is an 8-bit Register used for programming the input/output modes of the Port B. With Move instructions (MOV MB, A), programmer can determine the contents of the Port B, freely. They can program each bit line as either of input or output mode, individually. If one of the bit of MODE B register is set to one, then corresponding bit of PB line becomes input mode, and if it is reset to zero, then corresponding bit of PB line becomes output mode. All MODE B register bits are set to one by RESET input.





#### 2.9 Program Status Word (PSW)

It contains the six flags which are set or reset by the results of instruction execution. Two of these flags (Z, CY) can be tested with instructions. The contents of the PSW are automatically saved onto the Stack at interrupt occurrence (External Interrupt, Internal Interrupt), and are retrieved by RETI instruction. All the contents are reset to 0 by the RESET input or STOP mode.




Fig. 2-8 PSW Fo	rmat
-----------------	------

(a) Z (Zero)

If an result of execution is 0, it is set to 1, otherwise it is reset to 0. By instruction, it can be tested.

(b) SK (Skip)

If the Skip condition is just complete, it is set to 1, otherwise it is reset to 0.

(c) HC (Half Carry)

If a Carry from the Bit 3 of the accumulator occurs as a result of operation, it is set to 1, otherwise it is reset to 0.

(d) Ll

If there is a string of MVI A, byte instructions in a program, it is set to 1, otherwise it is reset to 0.

(e) LO

If there is a string of MVI L, byte; LXI H, word instructions in a program, it is set to 1, otherwise it is reset to 0.

(f) CY (Carry)

If a Carry from the Bit 7 of the ALU occurs as a operation result, it is set to 1, otherwise it is reset to 0. By instructions, it can be tested.

(g) The Correlation of flags with instruction executions

By execution of 18 kinds of ALU instruction, rotation instructions and Carry manipulation instructions, the flags of the uCOM-87 LC are affected as shown in the following table.

	Oper	ration			D6	D5	D4	D3	D2	D0
reg, memory immediate			mediate	skip	Z	SK	HC	L1	LO	CY
ADD ADC SUB	ADDX ADCX SUBX	ADI ACI SUI			t	0	:	0	0	1
SBB ANA ORA XRA	SBBX ANAX ORAX XRAX	SBI ANI ORI XRI	ANIW ORIW		I	0	•	0	0	•
ADDNC SUBNB GTA LTA	ADDNCX SUBNBX GTAX. LTAX	ADINC SUINB GTI	GTIW			t	I	0	0	t
	ONAX OFFAX	ONI OFFI	ONIW OFFIW		1	:	•	0	0	•
NEA EQA	NEAX EQAX	NEI EQI	NEIW EQIW		1	I	:	0	0	1
INR DCR	INRW DCRW				1	I	:	0	0	•
DAA					1	0	1:	0	0	:
RLL,	and the second				•	0		0	0	:
RLD, RE					•	0	•	0	0	•
STC					•	0	•	0	0	1
	and the state of the local	M17 1	huta			0		1 1	0	0
MVI A, byte MVI L, byte LXI H, word				•	0	•	0	1	•	
6				SKN SKNIT	•	:	•	0	0	•
				RETS		1	•	0	0	
	All ot	her ins	tructions	5		0		0	0	

## Table 2-1 Flag Operation

Flag Affected (Set or Reset) Flag Set Flag Reset Flag Not Affected

#### 2.10 Stand-by Control Register (SC)

This is a 5-bit register used to control the stand-by function, i.e. STOP or HALT mode. Bit 0-2,4 of Stand-by Control Register (SC0-2,4) can be set or reset by loading it with the contents of accumulator with MOV SC, A instruction. Bit 1 and 3 (SC1,3) can be mored to the corresponding bits a ccumulator with MOV A, SC instruction, and other bits of accumulator (A0, A2, A4-7) will be undefined. RESET resets SC3, and sets other bits (SC0-2,4).




Fig. 2-9 Stand-by Control Register Format

Note that SC3 is not a control bit, but status bit to reflect a state of REL input directly. Accordingly, it will be possible to check the off-chattering of STOP mode release key signals, etc. by checking the content of SC3.

#### 2.11 Interrupt Control Block

There are two external interrupts and one internal interrupt shown at the following, and all these are vectored interrupts.

	Interrupt Source	Starting Address	Pri- ority
External	INT 0 (Level	4	1
EXCELINAL	INT 1 (Rising Edge)	16	3
Internal	INTT (Match on timer comparator)	8	2

The interrupt Control Block contains INTERRUPT REQUEST Register, MASK Register, PRIORITY CONTROL, TEST CONTROL, INTERRUPT ENABLE F/F etc.




Fig. 2-10 Interrupt Control Block

(a) INTERRUPT REQUEST Register
It contains 3 kinds of interrupt request flags which are set to 1 by each interrupt, individually. By a system reset or STOP mode, all the flags are reset.
INTFO
This is a flag set by an external level interrupt (INTO). If the line receives a high level signal, this flag is set to 1. If it receives a low level signal, the flag is reset.
INTF1
By the rising edge of an input signal to the INT1, the flag is set to 1.
INTFT
This flag is set to 1 by match signal from the comparator in Timer.

INTFS

If a Serial Register completes the receipt of 8-bit data through a SI line or if it completes the transmission of the data through a SO line, the flag is set to 1. However no interrupt is driven by this, and INTFS is checked by on SKNIT instruction.

(b) MASK Register

It contains 3 bits mask flags corresponding to each interrupt. By instructions, each flag can be set or reset, freely. If a MASK bit is 1, the corresponding bit is masked.




Fig. 2-11 Mask Register Format

#### (c) PRIORITY CONTROL Circuit

This is the circuit used for controlling the interrupt priority among the interrupts mentioned in the above. If more than two interrupts occur in the system at once, the uCOM-87LC accepts an interrupt which has a higher (or highest) priority than others.

## INT O > INTT > INT 1

#### (d) TEST CONTROL Circuit

This circuit operates by when instructions of checking a status of interrupt request flags (INTFO, 1, T) or test flag showing serial transfer completion (INTFS) are executed.

(e) INTERRUPT ENABLE F/F

It is set by EI instruction, and is reset by DI instruction. Once any one of interrupts is accepted, it is reset. If this F/F is set to 1, it means 'Interrupt Enable'. If it is reset to 0, it means 'Interrupt Disable'. By a RESET input or STOP mode, it is also reset.

#### 3. Interrupt Procedure


Each interrupt request is processed by the following procedure.

- Interrupt request flags are checked at Tl timing of first machine cycle of every instruction, and when it is set interrupt sequence will start. However the masked interrupt requests are not checked.
- 2) If more than two interrupts are set at same time, then their priorities will be checked and the highest priority interrupt request is acknowledged, and others are pended.

(INTO > INTT > INT1)

- Reset interrupt enable flip-flop, then all interrupts are disabled.
- 4) Reset the interrupt request flag which is acknowledged, except for level-activated interrupt (INTO).
- 5) Save the PSW, upper byte of PC, lower byte of PC onto the stack in this sequence.
- 6) Jump to each interrupt starting address.

After execution of interrupt service program, it should be performed to return to the address where the interrupt was acknowledged. First, registers or flags except for PSW are restored and interrupt enable flag is set by EI instruction. Then the lower byte of PC, the upper byte of PC, and PSW are restored in this sequence by RETI instruction. To avoid the stack overflow following interrupt will be recognized after two instruction are executed subsequent to EI instruction. This means a new interrupt can be recognized after completing an execution of RETI instruction following EI instruction and as a result completing to restore from stack.



: If an interrupt is acknowledged at location N, program returns to location N after completing interrupt procedure.

Fig. 3-1 Interrupt Sequence

#### 4. Stand-by operation

Stand-by function is used to lower the power consumption in stnad-by condition, and there are two types of it, HALT mode and STOP mode. Stand-by control block diagram are shown in Figure 4-1. It is specified to HALT mode by to reset the bit 4 of Stand-by Control Register(SC4) to 0, or STOP mode by to reset the bit 0 (SC0) to 0. HALT mode can be released by one of the external interrupt (INTO, 1), timer interrupt (INTT), carry from the serial clock counter (T8), and RESET signal. When HALT mode is released by an interrupt, program jumps to corresponding interrupt starting address in EI condition, or steps to the instruction following HALT mode setting instruction (MOV SC,A) in DI condition.

Yet in HALT mode the masking function is active, so that programmer can choose an interrupt source for release use.

When HALT mode is released by T8, it returns the program control to an instruction of the main routine which is placed immediately after the instruction activating the HALT mode.

When HALT mode is released by RESET, normal reset operation will be performed and program jumps to location 0.

STOP mode can be released by REL or RESET signal, and there are two types of releasing way (shown following) by REL signal as the content of bit 2 of Stnad-by Control Register (SC2).

1) In case of SC2 = 0

Start the oscillator and timer by rising edge of REL signal, and start to provide the internal check after occurring four carry (i.e. after 1,024 count) from UPCOUNTER in timer, then program will start at location 0.

2) In case of SC2 = 1

Start the oscillator by rising edge of REL signal and inhibit to provide the internal clock during REL signal raised to high, and restart to provide the internal clock after REL signal returns to low, then program will start at location 0.

When STOP mode is released by RESET, normal reset operation will be performed, so that the oscillator will start at the falling edge of RESET, and program will start at location 0 by next rising edge. Accordingly, RESET should be held at low level sufficient time for oscillator to become stable.

Parameter	HALT mode	STOP mode	
Oscillator	Run	Chan	
Internal System Clock	Stop	Stop	
Timer	Run	]	
TIMER · REG	Hold	Set	
UPCOUNTER, PRECALER 0, 1	Run	Cleared	
Serial Interface		Run *1	
Serial Clock	Hold	Hold	
Interrupt Control Circuit	Run	Stop	
Interrupt Enable Flag	Hold	Reset	
INTO, INTL Input	Active	Inactive	
INTT		-	
T8 (INTFS)			
MASK Register	Hold	Set	
Pending Interrupts (INTFX)	nord	Reset	
REL Input	Inactive	Active	
RESET Input	Active		
On-Chip RAM		Hold	
Output Latch in Port A, B, E			
Program Counter (PC)		Cleared	
Stack Pointer (SP)		Hold	
General Registers (A, B, C, D, E, H, L)			
Program Status Word (PSW)	Hold	Reset	
MODE B.Register		Hold	
Stand-by Control Register (SCO-SC3)			
Stand-by Control Register (SC4)		Set	
Timer Mode Register (TMM0,1)		Hold	
Timer Mode Register (TMM2)		Set	
Serial Mode Register (SM)		Hold .	
Data Bus (DB0-7)	High-Z	High-Z	
RD, WR Output	High	High	

### Table 4-1 HALT Mode and STOP Mode

.

.

.

Note 1. Serial clock counter are running and T8 is generated, however, there are no effect by it.


#### 5. Clock Driver Circuit


You may drive the clock input (X1, X2) of the uPD78C05 with a crystal, or an external clock source. The driving frequency must be four times the desired internal system clock frequency.

### Fig. 5-1 Glock Driver Circuit

a) Crystal

b) External Source






#### 6. Bus Interface Timing

Input/Output timing of the Address Bus (AB<sub>15-0</sub>), Data Bus (DB<sub>7-0</sub>),  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{WAIT}}$ , M1 are shown in Fig. 6-1 to 6.3.

6.1 · OP Code fetch


Fig. 6-1 OP code fetch (1st or 2nd) timing


(1) No wait



(2) 1 wait

\* : Ml is not output at 2nd OP code fetch.





#### 7. String of Peculiar Three Instrucitions

When more than one certain instruction among the three occurs in sequence, only the first instruction encountered will be executed. The remainder of the instructions in teh string will be ignored and just be replaced with idle clocks number of same clocks required for usual execution of these instructions. There are two groups of the instructions which have the above peculiar feature, and these two groups are independent of, each other.

> Group A : MVI A, byte (Ll Flag) Group B : MVI L, byte ; LXI H, word (LO Flag)

If there is a string of the instructions (MVI A, byte( belonged to the group A, the Ll flag is set to 1. If there is a string of the instructions (MVI L, byte and/or LSI H, word) belonged to the group B, the LO flag is set to 1. An interrupt is not disabled during the execution of a string of these instructions. Since the L flags are saved to the Stack during an interrupt operation, the uCOM-87LC can judge whether or not the next instruction is a part in the string with these flags after returning from the interrupt procedure.

Start	MVI	A.,	0	; A-0
	MVI	Α,	1	; NOP(7 CLOCKS), $L1 = 1$
	MVI	Α,	2	; NOP(7 <sup>-</sup> CLOCKS), $L1 = 1$
	MVI	L	0 A H	; L← 0 AH
-	MVI	L,	0 BH	; NOP(7 CLOCKS), $L0 = 1$
Interrupt	MVI	L.	0 CH	; NOP(7 CLOCKS), $L 0 = 1$
	LXI	Н,	0 0 H	; NOP(10 CLOCKS), $L 0 = 1$

#### 8. uPD78C05 Instruction Set

The instruction set of the uPD78C05 is compatible with uPD78C06 (uCOM-87LC) except for clock cycle.

#### 8.1 Symbols/Description on Operand

Symbols	Descriptions				
r	A, B, C, D, E, H, L				
r 1	B, C, D, E, H, L				
r 2	A, B, C				
sr	PAPB MK MBTM STMM SM SC				
srl	PAPBPCMK STMM SC				
sr2	PAPBPCMK				
rp	SP, B, D, H				
rpl	V. B, D, H				
rpa	B, D. H. D+, H+, D-, H-				
wa	8 bit immediate data				
word	16bit -				
byte	8 bit -				
bit	3 bit -				
if	F0, F1, FT, FS.				
£	CY. Z				

#### (Notes)

 At sr~sr2, the symbols of 'PA', 'PB', etc. stand for the following, respectively:

PA = PORTA, PB = PORTB, PC = PORTC, MK = MASK reg, MB = MODE B, TM = TIMER REG, S = SERIAL I/O, TMM = TIMER MODE REG, SM = SERIAL MODE REG, SC = STANDBY CONTROL REG

2. At rp~rpl, the 'SP', 'B', etc. stand for the following, respectively:

SP = STACK POINTER, B = BC, D = DE, H = HL, V = FFH • A

3. At rpa, the 'B', 'D', etc. stand for the following, respectively:

B = (BC), D = (DE), H = (HL),  $D+ = (DE)^+$ ,  $H+ = (HL)^+$ ,  $D- = (DE)^-$ ,  $H- = (HL)^-$ 

4. At if, the 'FO', 'Fl', etc. stand for the following, respectively:

FO = INTFO, F1 = INTF1, FT = INTFT, FS = INTFS

5. At f, the 'CY', 'Z', stand for the following, respectively. CY = CARRY, Z = ZERO

8.2 The description of the symbols on Operation Codes is as follows:

r			
R2 R1 R0	reg		
0 0 0			
0 0 1	A	I T	
0 1 0	B		T
0 1 1	С		
1 0 0	D	r I	
1 0 1	E		rl
1 1 0	Н		
1 1 1	L		I

	S	r			
Sı	S:	Sı	So	special-reg	
0	0	0	0	PORT A	T
0	0	0	1	PORT B	sr ↓
0	0	1	0	PORT C	
0	0	1	1	MASK	T
0	1	0	0	MODE - B	
0	1	0	1	-	
0	1	1	0	TIMER · REG	
0	1	1	1	-	sr
1	0	0	0	SERIAL · I/O	
1	0	0	1	TIMER MODE REG.	
1	0	1	0	SERIAL MODE REG.	
1	0	1	1	STANDBY CONTROL REG.	ļ
and a subsect of the					

rp	
P1 Pc	reg•pair
0 0	SP
0 1	BC
1 0	DE
1 1	HL

rpl	
Q1 Q0	reg•pair
0 0	FFH.A
0 1	BC
1 0	DE
1 1	HL

-		
т	T	а
		•••

	Г	Ja			
	A2	<b>A</b> 1	Ao	addressing	
	0	0	0	-	
	0	0	1	(BC)	
	0	1	0	(DE)	
	0	1	1	(HL)	
	1	0	0	(DE)+	г
	1	0	1 .	(HL)+	
	1	1	0	(DE)-	
	1	1	1	(HL)-	
-			State of the second		

I2	I1	Io	INTF
0	0	0	INTF 0
0	0	1	INTFT
0	1	0	INTF 1
0	1	1	-
1	0	0	INTFS

f			
F2	F1	F٥	flag
0	1	0	CY
1	0°	0	Z

srl sr2 F

ļ

D.S

			passor				. Op Codes	odes		Clock		Skip
rl, $A$ 00011R:R.R. $<$ $<$ $A$ , $rl$ 00001R:R.R. $<$ $<$ $a$ , $rl$ 00001R:R.R. $<$ $<$ $a$ , $rl$ 01001101         11005:S:S:S $<$ $<$ $a$ , $srl$ 01001100         1100S:S:S:S $<$ $<$ $A$ , $srl$ 01001100         1100S:S:S:S $<$ $<$ $r$ , word         01110000         0111R:R.R. $<$ $<$ $<$ $vord$ , $r$ 01101R:R.R. $<$ $<$ $<$ $<$ $<$ $vord$ , $r$ 01101000         0111R:R.R. $<$ $<$ $<$ $<$ $vord$ , $r$ 01111000 $<$ $<$ $<$ $<$ $<$ $<$ $vord$ $r$ $<$ $<$ $<$ $<$ $<$ $<$ $<$ $<$ $vord$ $r$ $<$ $<$ $<$ $<$ $<$ $<$ $<$ $<$ $<$ $<$ $<$ <	Mnemo	DILCS	nine Tado							Cycle	Functions	Condition
$\Lambda, rl$ $0 0 0 0 1 R: R: R_0$ $1 1 0 0 S: S: S: S_1$ $\Lambda$ $\Lambda$ $I$ <td>MOV</td> <td></td> <td></td> <td>0 0</td> <td>0 1 1 R2 R</td> <td>I Re</td> <td>ħ</td> <td></td> <td></td> <td>4</td> <td>r]←A</td> <td></td>	MOV			0 0	0 1 1 R2 R	I Re	ħ			4	r]←A	
sr, $A$ $0 1 0 0 1 1 0 1$ $1 1 0 0 0 SiSiSiS$ $1 2$ $1 2$ A, sr1 $0 1 0 0 1 1 0 0$ $1 1 0 0 SiSiSiS$ $1 2$ $1 2$ r, word $0 1 1 1 0 0 0$ $0 1 1 0 0 SiSiSiS$ $1 0 A drs$ $1 0 1 0 drs$ $1 7$ word, $\Gamma$ $0 1 1 1 0 0 0$ $0 1 1 1 1 RiRiR$ $Low A drs$ $1 RiRiA drs$ $1 7$ word, $\Gamma$ $0 1 1 1 0 0 0$ $0 1 1 1 RiRiR$ $Low A drs$ $1 RiRiA drs$ $1 7$ word, $\Gamma$ $0 1 1 0 0 0$ $0 1 1 1 RiRiR$ $Low A drs$ $1 RiRiA drs$ $1 7$ word $0 1 1 0 0 0$ $0 1 1 1 RiRiR$ $Low A drs$ $1 RiRiA drs$ $1 7$ $r, byte         0 1 1 1 0 0 0 -0 0 Riset -0 Riset -1 1 RiRiR 1 0 RiRiA 1 0 RiRiR wa 0 0 1 1 1 A A A Ric         RiRiR RiRiR RiRiR 1 0 RiRiR 1 0 RiRiR r, hyte 0 0 1 1 1 1 0 RiR RiRiR RiRR RiRR 1 0 RiR $	MOV		1	0	10	1 R o				-	A←rl	
A, sr1 $0 1 0 0 1 1 0 0$ $1 1 0 0 0 5 5 5 5 5 5$ $1 0$ $1 1 c c c c c c c c c c c c c c c c c c$	NON			-	011					10	sr-A	
r, word         01110000         01101R1R16         Low Adrs         ligh Adrs         17           word, $\Gamma$ 01110000         01111R1R16         Low Adrs         ligh Adrs         17           r, byte         01101R1R1R6        Data $\Gamma$ 7         7           r, byte         01101R1R1R6        Data $\Gamma$ 7         7           was         00111000        Difset         -         7         10           was         00101000        Difset         -         7         7           rpa         00111AiAiA        Difset         -         7         7           rpa         0011110000        Difset         -         7         7           rpa         01110000         00011110         Low Adrs         16/r         7           rpa         00101110         Low Adrs         16/r         7         7           rpa         0011110         Low Adrs         16/r         7         7           rpa         001011110         Low Adrs         16/r         7         7           rpa         0         0         100101110         1         7         7	NOV	7			11				5	10	A←srl	
word, $\Gamma$ $0 \downarrow 1 \downarrow 0 \circ 0$ $0 \downarrow 1 \downarrow 1 R_R R_R$ $Low \ Adrs$ High Adrs $17$ $r$ , $byte$ $0 \downarrow 1 \downarrow 0 1 R_R R_R$ $0 \downarrow 1 \downarrow 0 R_R R_R$ $- Data$ $7$ $7$ was $0 \downarrow 1 \downarrow 0 1 R_R R_R$ $- Data$ $- Data$ $7$ $7$ was $0 0 \downarrow 1 \downarrow 0 0 0$ $- Doff set$ $- P$ $- P$ $7$ vas $0 0 \downarrow 1 \downarrow 1 A_1 A_1 A_2$ $- Doff set$ $- P$ $7$ $7$ rpa $0 0 \downarrow 1 \downarrow A_1 A_1 A_2$ $- Doff set$ $- P$ $7$ $7$ rpa $0 0 \downarrow 1 \downarrow A_1 A_1 A_2$ $- Doff set$ $ P$ $7$ $7$ rpa $0 0 \downarrow 1 \downarrow A_1 A_1 A_2$ $ Doff set$ $ P$ $7$ $7$ rpa $0 0 \downarrow 1 \downarrow A_1 A_1 A_2$ $ P$ $ P$ $7$ $7$ rpa $0 \downarrow 1 \downarrow A_1 A_2$ $ A_1 A_1 A_2$ $ A_1 A_2$ $7$ $7$ rpa $0 \downarrow 1 \downarrow A_1 A_1 A_2$ $ $	NON	~	r, word	-	100		1 1 0	Low Adrs	Iligh Adrs		r⊷(word)	
r, byte $01101R_3R_1R_1$ $Da_1a$ $7$ $7$ wa $00111000$ $Offset$ $10$ $10$ wa $00101000$ $Offset$ $7$ $10$ wa $00101000$ $Offset$ $7$ $10$ wa $001011000$ $Offset$ $7$ $7$ rpa $001011A_1A_1A_1A_1A_1A_1A_1A_1A_1A_1A_1A_1A_$	MOV	~		-	100		11	Low Adrs	High Adrs	17	(ward)←r	
wa $00111000$ $0fiset$ $10$ wa $00101000$ $0fiset$ $10$ wa $001011\Lambda\Lambda\Lambda$ $0fiset$ $7$ rpa $00111\Lambda\Lambda\Lambda$ $0fiset$ $7$ rpa $00111\Lambda\Lambda\Lambda$ $0fiset$ $7$ rpa $00111\Lambda\Lambda\Lambda$ $0fiset$ $7$ vord $01110000$ $00011110$ $10$ word $01110000$ $000101110$ $10$ word $0$ $00101110$ $10$ word $0$ $00101110$ $10$ word $0$ $00101110$ $10$ word $0$ $0011110$ $10$	IVIN		r, lyțe	yest	1 0 1 R2 R	-Be	Dața			2	r*-byte	
wa $00101000$ $0ffset$ $10$ rpa $00111\Lambda_{1}\Lambda_{1}\Lambda_{0}$ $1-0$ $1-$	ST.	STAW	wa	0 0	110		Olfset			10	(FFH. wa)→A	
rpa $00111\Lambda_{1}\Lambda_{1}\Lambda_{0}$ $7$	ED	U.DAW	Wà	0	010		Offset			10	A←(FFH. wa)	
Fpa $00101\Lambda_{1}\Lambda_{1}\Lambda_{0}$ $7$	ST	STAX	rpa	0	-	1 Ye				2	(rpa) ← A	
word         01110000         00011110         Low Adrs         High Adrs         20           word         0         0         0         0         11100         20         20           word         0         0         0         0         1         10         20         20           word         0         0         0         0         1         1         20         20           word         0         0         0         0         1         1         20         20           word         0         0         0         1         1         0         20         20         20	[D	LDAX	rpa	0	0	1 Ye				2	A•(rpa)	
word         00101110         20           word         00111110         20           word         00111110         20           word         000011110         20	SB	SBCD	word	-	100		0 0	Low Adrs	High Adrs	20	$(word) \leftarrow C, (word + 1) \leftarrow B$	
word         0 0 1 1 1 1 1 0         20           word         0 0 0 0 1 1 1 1 0         20	SD	SDEI)	word				010111			20	$(word) \leftarrow E, (word+1) \leftarrow D$	
word 0 0 0 0 1 1 1 0 20	SHLD	LD	word				011111		.45	20	(word)←L, (word+1)←11	
	SSPD	DD	word				000111			20	$(word) \leftarrow SP_{L}, (word + 1) \leftarrow SP_{H}$	

. 1

Condition																	No Carry	No Carry	Na Borrow	
Functions	(referred 11)	C-(word), B-(word+1)	E←(word), D←(word+1)	L↔(word), 11↔(word+1)	SPL+(word), SPn+(word+1)	(SI <sup>2</sup> −1)←rplu, (SP−2)←rplt.	rplı.←(SP), rplu•–(SP+1) SP•–SP+2	rp*word	A⊷A+r	$A \leftarrow A + (r_{pa})$	A⊷A+r+CY	$A \leftarrow A + (r_{pa}) + CY$	A-A-r	$A \leftarrow A - (r_{pa})$	A+A-r-CY	$A \leftarrow A - (r_{pa}) - CY$	A⊷A+r	A←A+(rp4)	A+-A-r	
Cycle	0	62	2C	20	20	17	14	10	œ	11	ζœ	11	ζœ	11	8	11	80	11	æ	
1	II:-h Adao	tligh Adrs					2								2					
	Ada a	LOW Adrs				÷		fligh Byte								2 2				
5	111100	111100	00101111	0 0 1 1 1 1 1 1	00001111	0 0 0 0,0,0 1 1 0	0004,0,1111	Low Byte	1 1 0 0 0 R2 R1 R.	1 1 0 0 0 A: AI A.	1 1 0 1 0 R.R.R.	1 1 0 1 0 A: A: A.	1 1 1 0 0 R1R1R0	1 1 0 0 Λ2 Α1Α.	1 1 1 1 0 R2 R1 R0	1 1 1 1 0 A2A1A0	1 0 1 0 0 R2 R1 R.	1 0 1 0 0 A: A: A.	1 0 1 1 0 R2R1R.	
		•				0 0	0 0	0 0	0 0											
	11100					010010	010010	0 0 Pi P. 0 1	011000	0111	0110	0111	0110	0111	0110	0111	0110	0111	0110	
Operand		D.10M	word	word .	word	rp 1	rp1	rp, word	A, r	rpa	A, r .	rpa	Λ, r	rpa	A, r	rpa	Λ, r	r p a	Λ, r	
Mnemonics	I BCD	FROM	LDED	LIILD	LSPD	PUSII	POP	ΓXI	ADD	ADDX	ADC	ADCX	SUB	SUBX	SBB	SBBX	ADDNC	ADDNCX	SUBNB	
	Operand R1 R R3 R4 Cycle	nics Operand B1 B2 B3 B4 Cycle Functions	Operand         B1         B2         B3         B4         Cycle         Functions           word         01110000         00011111         Low Adrs         High Adrs         22         C+(word), B+(word+1)	nics         Operand         B1         B2         B3         B4         Functions           word         01110000         00011111         Lnw Adrs         High Adrs         22         C+(word), B+(word+1)           word         0101010111         20         22         C+(word), D+(word+1)	nics         Operand         B1         B2         B3         B4         Cycle         Functions           word         01110000         00011111         Low Adrs         High Adrs $20$ C+(word), B+(word+1)           word         01110000         00101111         Low Adrs         High Adrs $20$ C+(word), B+(word+1)           word         010101111         Low Adrs         High Adrs $20$ C+(word), D+(word+1)           word         00111111         20         L+(word), H+(word+1) $20$ L+(word), H+(word+1)	nics         Operand         B1         B2         B3         B4         Cycle         Functions           word         01110000         00011111         Low Adrs         High Adrs         20         C+(word), B+(word+1)           word         01110000         00101111         Low Adrs         High Adrs         20         C+(word), B+(word+1)           word         0111000         00101111         20         L+(word), II+(word+1)           word         00011111         20         L+(word), II+(word), II+(word+1)           word         000011111         20         L+(word), SPII+(word+1)	lics       Operand       B1       B2       B3       B4       Cycle       Functions         word       01110000       00011111       Low Adrs       High Adrs       20       C+(word), B+(word+1)         word       01       01110000       00101111       Low Adrs       High Adrs       20       C+(word), B-(word+1)         word       0       0111111       Low Adrs       High Adrs       20       C+(word), D-(word+1)         word       0       00111111       20       L+(word), II+(word+1)       20       L+(word), II+(word+1)         word       0       000011111       20       D+(word), SPii-(word), SPii-(word+1)       20       L+(word), SPii-(word+1)         rp1       01001000       000i1111       1       20       SPL+(word), SPii-(word+1)	IDEs         Operand         B1         B2         B3         B4         Cycle         Functions           word         01110000         00011111         Low Adrs         High Adrs         20         C+(word), B+(word+1)         20           word         01110000         00101111         Low Adrs         High Adrs         20         C+(word), B+(word+1)           word         01         011111         Low Adrs         High Adrs         20         C+(word), B+(word+1)           word         01         011111         20         L+(word), H+(word+1)         20         L+(word), SPH-(word+1)           word         01         00011111         20         SPL-(word), SPH-(word+1)         20         SPL-(word), SPH-(word+1)         20           rp1         01001000         000;0011110         20         SPL-(word), SPH-(word+1)         20         SPL-(word), SPH-(word), SPH-(word+1)         20         SPL-(word), SPH-(word)	Disc         Operand         B1         B2         B3         B4         Cycle         Functions           word         01110000         00011111 $L_{nw} Adrs$ $Bigh Adrs$ 22         C+(word), B+(word+1)           word         01110000         00101111 $L_{nw} Adrs$ $Bigh Adrs$ 20         C+(word), D+(word+1)           word         0         00111111 $L_{nw} Adrs$ 20         L+(word), D+(word+1)           word         0         00111111 $L_{nw} Adrs$ 20         L+(word), D+(word+1)           word         0         0011111 $L_{nw} Adrs$ 20         L+(word), SP_{n}(word+1)           word $L_{nod}$ 01001000         00011111 $L_{nw} Adrs$ 20         L+(word), SP_{n}(word+1)           rpl         01001000         000qoqu1110 $L_{nw} Adrs$ 20         SP_{n}(-(word), SP_{n}(-(word+1))           rpl         01001000         000qoqu1110 $L_{n} Adrs$ 20         SP_{n}(-(word), SP_{n}(-(word+1))           rpl         01001000         00qoquq1110 $L_{n} Adrs$ 17         SP_{n}(-(word), SP_{n}(-(word+1))           rpl         01001000         00qqoqu1110 <t< td=""><td>Dics         Operand         B1         B2         B3         B4         Cycle         Functions           word         0111000         00011111         Low Adrs         High Adrs         22         C+(word), B+(word+1)           word         0111000         00101111         Low Adrs         High Adrs         22         C+(word), D+(word+1)           word         0         0         0111111         Low Adrs         High Adrs         20         L+(word), II+(word+1)           word         0         0         00111111         Low Adrs         High Adrs         20         L+(word), C+(word+1)           word         0         0         0011111         Low Adrs         High Adrs         20         L+(word), C+(word+1)           word         1         0         0001111         1         20         L+(word), SPin-(word+1)           rp1         01001000         000qoul1110         1         20         SPL-(word), SPin-(word+1)           rp1         01001000         00qoul1110         1         1         C         SPL-(word), SPIn-(word+1)           rp1         01001000         00qoul01110         1         1         1         SPL-SPL2)           rp1         01001000</td><td>Dist operand         B1         B2         B3         B4         Cycle         Functions           word         0111000         00011111         Low Adrs         High Adrs         23         C+(word), B-(word+1)           word         01         00101111         Low Adrs         High Adrs         20         C+(word), B-(word+1)           word         01         00101111         Low Adrs         High Adrs         20         C+(word), B-(word+1)           word         01         000011111         Low Adrs         High Adrs         20         C+(word), SPu(-(word+1))           word         0         000011111         Low Adrs         High Adrs         20         C+(word), SPu(-(word+1))           word         0         00001111         Low Adrs         High Adrs         20         C+(word), SPu(-(word+1))           word         0         00001101         D00001111         Low Adrs         20         C+(word), SPu(-(word+1))           rpl         01001000         000;001110         I         20         SPL(-(word), SPu(-(word+1))           rpl         01001000         000;00;01110         I         20         SPL(-(word), SPu(-(word+1))           rpl         01000000         000;00;00;00;00;01110</td><td>ICs         Operand         BI         B2         B3         B4         Cycle         Functions           word         01110000         00011111         Low Adrs         High Adrs         23         C=(word), B=(word+1)           word         1         0         00101111         Low Adrs         High Adrs         23         C=(word), B=(word+1)           word         0         0         0         0         0         11110         20         C=(word), II=(word+1)           word         1         2         C=(word), II=(word+1)         20         C=(word), II=(word+1)           word         1         0         0001111         20         C=(word), C=(word), C=(word)           word         1         0         0001111         20         C=(word), C=(word), C=(word)           word         1         0         00001111         1         20         C=(word), C=(word)           word         1         0         00001111         1         20         C=(word), C=(word)           word         1         0         00001111         1         20         C=(word), C=(word)           rpl         0         0         0         0         20</td><td><math display="block"> \begin{array}{ c c c c c c c c c c c c c c c c c c c</math></td><td>MemonicsOperand<math>\overline{B1}</math><math>\overline{B2}</math><math>\overline{B2}</math><math>\overline{B3}</math><math>\overline{B4}</math>CycleFunctionsLBCDword<math>01110000</math><math>0011111</math><math>L_{ow} Adrs</math><math>Iigh Adrs</math><math>23</math><math>C+(word), B-(word+1)</math>LDEDword<math>01110000</math><math>0011111</math><math>L_{ow} Adrs</math><math>Iigh Adrs</math><math>20</math><math>C-(word), B-(word+1)</math>LDEDword<math>01110000</math><math>0011111</math><math>L_{ow} Adrs</math><math>Iigh Adrs</math><math>20</math><math>C-(word), B-(word+1)</math>LDEDword<math>D</math><math>D</math><math>00111111</math><math>D</math><math>20</math><math>D-(word), B-(word+1)</math>LILDword<math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math>LSPDword<math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math>LSPDword<math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math>LSPDword<math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math>LSPD<math>P</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math>LSPD<math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math>POP<math>P</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math>POP<math>P</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math>LOD<math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math>POP<math>P</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math><math>D</math>POP<math>D</math><math>D</math><math>D</math></td><td><math display="block"> \begin{array}{ c c c c c c c c c c c c c c c c c c c</math></td><td></td><td></td><td>Decretad         B1         B2         B3         B4         System         Functions           word         <math>0111000</math> <math>00011111</math> <math>Lw Adrs</math> <math>ligh Adrs</math> <math>22</math> <math>C+(word), B-(word+1)</math>           word         <math>0111000</math> <math>00011111</math> <math>Lw Adrs</math> <math>ligh Adrs</math> <math>22</math> <math>C+(word), B-(word+1)</math>           word         <math>011000</math> <math>0011111</math> <math>Lw Adrs</math> <math>ligh Adrs</math> <math>22</math> <math>L-(word), B-(word+1)</math>           word         <math>0100100</math> <math>00011111</math> <math>Lw Adrs</math> <math>110</math> <math>22</math> <math>L-(word), B-(word+1)</math> <math>p1</math> <math>0100100</math> <math>00011111</math> <math>I</math> <math>22</math> <math>L-(word), B-(word+1)</math> <math>p1</math> <math>0100100</math> <math>0000401111</math> <math>I</math> <math>22</math> <math>L-(word), B-(word+1)</math> <math>p1</math> <math>0100100</math> <math>0000401111</math> <math>I</math> <math>22</math> <math>L-(word), B-(word+1)</math> <math>p1</math> <math>0100100</math> <math>0000401111</math> <math>I</math> <math>I</math> <math>I</math> <math>I</math> <math>p1</math> <math>0100000</math> <math>100040100</math> <math>I_1gh B_1gh</math> <math>I</math> <math>I_1-(word), B-(word), B-(word)</math> <math>I_r</math> <math>I_r</math> <math>I_r</math> <math>I_r</math><!--</td--><td></td><td></td></td></t<>	Dics         Operand         B1         B2         B3         B4         Cycle         Functions           word         0111000         00011111         Low Adrs         High Adrs         22         C+(word), B+(word+1)           word         0111000         00101111         Low Adrs         High Adrs         22         C+(word), D+(word+1)           word         0         0         0111111         Low Adrs         High Adrs         20         L+(word), II+(word+1)           word         0         0         00111111         Low Adrs         High Adrs         20         L+(word), C+(word+1)           word         0         0         0011111         Low Adrs         High Adrs         20         L+(word), C+(word+1)           word         1         0         0001111         1         20         L+(word), SPin-(word+1)           rp1         01001000         000qoul1110         1         20         SPL-(word), SPin-(word+1)           rp1         01001000         00qoul1110         1         1         C         SPL-(word), SPIn-(word+1)           rp1         01001000         00qoul01110         1         1         1         SPL-SPL2)           rp1         01001000	Dist operand         B1         B2         B3         B4         Cycle         Functions           word         0111000         00011111         Low Adrs         High Adrs         23         C+(word), B-(word+1)           word         01         00101111         Low Adrs         High Adrs         20         C+(word), B-(word+1)           word         01         00101111         Low Adrs         High Adrs         20         C+(word), B-(word+1)           word         01         000011111         Low Adrs         High Adrs         20         C+(word), SPu(-(word+1))           word         0         000011111         Low Adrs         High Adrs         20         C+(word), SPu(-(word+1))           word         0         00001111         Low Adrs         High Adrs         20         C+(word), SPu(-(word+1))           word         0         00001101         D00001111         Low Adrs         20         C+(word), SPu(-(word+1))           rpl         01001000         000;001110         I         20         SPL(-(word), SPu(-(word+1))           rpl         01001000         000;00;01110         I         20         SPL(-(word), SPu(-(word+1))           rpl         01000000         000;00;00;00;00;01110	ICs         Operand         BI         B2         B3         B4         Cycle         Functions           word         01110000         00011111         Low Adrs         High Adrs         23         C=(word), B=(word+1)           word         1         0         00101111         Low Adrs         High Adrs         23         C=(word), B=(word+1)           word         0         0         0         0         0         11110         20         C=(word), II=(word+1)           word         1         2         C=(word), II=(word+1)         20         C=(word), II=(word+1)           word         1         0         0001111         20         C=(word), C=(word), C=(word)           word         1         0         0001111         20         C=(word), C=(word), C=(word)           word         1         0         00001111         1         20         C=(word), C=(word)           word         1         0         00001111         1         20         C=(word), C=(word)           word         1         0         00001111         1         20         C=(word), C=(word)           rpl         0         0         0         0         20	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	MemonicsOperand $\overline{B1}$ $\overline{B2}$ $\overline{B2}$ $\overline{B3}$ $\overline{B4}$ CycleFunctionsLBCDword $01110000$ $0011111$ $L_{ow} Adrs$ $Iigh Adrs$ $23$ $C+(word), B-(word+1)$ LDEDword $01110000$ $0011111$ $L_{ow} Adrs$ $Iigh Adrs$ $20$ $C-(word), B-(word+1)$ LDEDword $01110000$ $0011111$ $L_{ow} Adrs$ $Iigh Adrs$ $20$ $C-(word), B-(word+1)$ LDEDword $D$ $D$ $00111111$ $D$ $20$ $D-(word), B-(word+1)$ LILDword $D$ $D$ $D$ $D$ $D$ $D$ $D$ LSPDword $D$ $D$ $D$ $D$ $D$ $D$ $D$ LSPDword $D$ $D$ $D$ $D$ $D$ $D$ $D$ LSPDword $D$ $D$ $D$ $D$ $D$ $D$ $D$ LSPD $P$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ LSPD $D$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ POP $P$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ POP $P$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ LOD $D$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ POP $P$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ POP $D$ $D$ $D$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			Decretad         B1         B2         B3         B4         System         Functions           word $0111000$ $00011111$ $Lw Adrs$ $ligh Adrs$ $22$ $C+(word), B-(word+1)$ word $0111000$ $00011111$ $Lw Adrs$ $ligh Adrs$ $22$ $C+(word), B-(word+1)$ word $011000$ $0011111$ $Lw Adrs$ $ligh Adrs$ $22$ $L-(word), B-(word+1)$ word $0100100$ $00011111$ $Lw Adrs$ $110$ $22$ $L-(word), B-(word+1)$ $p1$ $0100100$ $00011111$ $I$ $22$ $L-(word), B-(word+1)$ $p1$ $0100100$ $0000401111$ $I$ $22$ $L-(word), B-(word+1)$ $p1$ $0100100$ $0000401111$ $I$ $22$ $L-(word), B-(word+1)$ $p1$ $0100100$ $0000401111$ $I$ $I$ $I$ $I$ $p1$ $0100000$ $100040100$ $I_1gh B_1gh$ $I$ $I_1-(word), B-(word), B-(word)$ $I_r$ $I_r$ $I_r$ $I_r$ </td <td></td> <td></td>		

Sktn	Condition							No Borrow	No Borrow	Borrow	Borrow	No Zero	Zero	No Zero	No Zero	Zero	Zero
	Functions	A←A∧r	A←A∧(rpa)	A⊷A∨r	A←A∨(rpa)	A⊷A∀r	A⊷A∀(rpa)	A-r-1	$A - (t_{pa}) - 1$	A-r	A-(rpa)	AA(rpa)	A∧(rpa)	A-r	A - ( rpa)	A-r	A - (rpa)
Clock	Cycle	œ <sup>.</sup>	п	œ	=	80	п	œ	11	80	11	п	п	8	11	8	п
	B 4												-				
	B 3						2										
Op Codes	B 2	1 0 0 0 1 R2R1R.	1 0 0 0 1 A2A1A.	1 0 0 1 1 R1R1R0	1 0 0 1 1 A2A1A0	1 0 0 1 0 R2R1R0	1 0 0 1 0 A2A1A	1 0 1 0 1 R2 R1 R.	1 0 1 0 1 A2A1A0	1 0 1 1 1 R2 R1 R.	1 0 1 1 1 A2A1A•	1 1 0 0 1 A2 A1 A.	1 1 0 1 1 A2A1A0	I 1 1 0 1 R2R1R0	1 1 1 0 1 A; A: A.	1 1 1 1 1 R2 R1 R0	1 1 1 1 1 A: A: A
	B 1	01100000	0111	0110	0111	0110	0111	0110	0111	0110	0111	0111	0111	0110	0111	0110	0111
	Operand	Λ, Γ	rpa.	A, F	rpa	А, Г	rpa	А, т	rpa	A, r	rpa	rpa	rpa	А, г	rpa	А, г	Rq'1
-	Mnemon1C8	ANA	ANAX	ORA	ORAX	XRA	XRAX	GTA	GTAX	LTA	LTAX	ONAX	OFFAX	NEA	NEAX	EQA	ЕЦАХ
	2	V	<	0	0	×		1	on 14				0		z	1 11	<u>ञ</u>

XIII $\square$		Mnemonica	Onerand				Op Codes		-		Clock	Purch tone	skip
XIIA. byte00010110 $Data07A-A-byteNoADINCA. byte011011111\frac{1}{10}\frac{1}{10}SUNBA. byte0110111111\frac{1}{10}\frac{1}{10}SUNBA. byte0110111111\frac{1}{10}\frac{1}{10}ADINCA. byte0101111111\frac{1}{10}\frac{1}{10}ADINA. byte0101111111\frac{1}{10}\frac{1}{10}ADINA. byte0101111111\frac{1}{10}\frac{1}{10}\frac{1}{10}A. byte01111111111\frac{1}{10}\frac{1}{10}\frac{1}{10}A. byte01111111111\frac{1}{10}\frac{1}{10}\frac{1}{10}A. byte011111111111\frac{1}{10}\frac{1}{10}\frac{1}{10}A. byte01111111111\frac{1}{10}\frac{1}{10}\frac{1}{10}\frac{1}{10}\frac{1}{10}A. byte01111111111\frac{1}{10}\frac{1}{10}\frac{1}{10}\frac{1}{10}\frac{1}{10}\frac{1}{10}A. byte01111111$	1			B 1		B 2		B	3	B 4	Cycle		Condition
ADINCA. byte0010111A. A. byteNoSUNBA. byte00111111A. A. byteNoSUNBA. byte0101111111NoADIA. byte01011111111A. byte010111111111A. byte011111111111A. byte011111111111A. byte011111111111A. byte010111111111A. byte000111111111A. byte001011111111A. byte001111111111A. byte001111111111A. byte010111111111A. byte010111111111A. byte010111111111A. byte010111111111A. byte0101	1	XRI	A, byte	0010		Data-					2	AAV hyte	
SUINBÅ, byte $0011$ $0$ $1$ <		ADINC	A, byte	01							7	A⊷A+hyte	No Carry
ADIA. byte $0 \ 10 \ 0$ $0 \ 10 \ 1$ $1$	(IOI	SUINB	A, byte	0 1							7	A←A-byte	Na Borrow
ACIA. byteO 10 1O 1II <td>FLUE</td> <td>IUV</td> <td>A, byte</td> <td>10</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>7</td> <td>A←A + byte</td> <td></td>	FLUE	IUV	A, byte	10							7	A←A + byte	
SUI $\Lambda_{1}$ byte $0 \ 1 \ 1 \ 0$ $1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \$	yccm	ACI	A, byte	10							٢	AA+byte+CY	n R
SBIA. byte011111Abyte-CY1ANIA. byte00001111117Abyte-CY1ANIA. byte0000111111111ORIA. byte00101111111CTUA. byte0011111111LTUA. byte0011111111LTUA. byte0110111111DIFIA. byte0101111111ORIA. byte01011111111DIFIA. byte01011111111DIFIA. byte01101111111DIFIA. byte01101111111DIFIA. byte011011111111DIFIA. byte0110111111111DIFIA. byte0110111111111DIFIA. byte0110111111111DIFI1111111111 </td <td>) su</td> <td>SUI</td> <td>A, byte</td> <td>11</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>7</td> <td>A←A - byte</td> <td></td>	) su	SUI	A, byte	11							7	A←A - byte	
ANIA. byte $0 \ 0 \ 0 \ 1 \ 1$ $1$ </td <td>זכבדס</td> <td>SBI</td> <td>A, byte</td> <td>li</td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td></td> <td>7</td> <td>A+A-byle-CY</td> <td></td>	זכבדס	SBI	A, byte	li					-		7	A+A-byle-CY	
ORIA. byte $0 \ 0 \ 1$ $0 \ 1$ $1$ <	UZTEN	INV	A, hyte	00001							2	AA/hyte	
GTT $\Lambda$ , byte $0 0 1 0$ $0 0 1 0$ $1 0$ $1 0$ $1 0$ $1 0$ $1 0$ $1 0$ LT1 $\Lambda$ , byte $0 0 1 1$ $1 0$ $1 0$ $1 0$ $1 0$ $1 0$ $1 0$ $1 0$ $1 0$ LT1 $\Lambda$ , byte $0 0 1 0 0$ $1 0 1 0 0$ $1 0$ $1 0$ $1 0$ $1 0$ $1 0$ $1 0$ ONI $\Lambda$ , byte $0 1 0 0$ $1 0 0 1$ $1 0$ $1 0$ $1 0$ $1 0$ $1 0$ $1 0$ OFT1 $\Lambda$ , byte $0 1 0 0$ $1 0$ $1 0$ $1 0$ $1 0$ $1 0$ $1 0$ $1 0$ OFT1 $\Lambda$ , byte $0 1 0 0$ $1 0 0 1$ $1 0$ $1 0$ $1 0$ $1 0$ $1 0$ NE1 $\Lambda$ , byte $0 1 1 0$ $1 0 0 1 0$ $1 0 0 1 0$ $1 0 0 1 0$ $1 0$ $1 0$ $2 0$ NI $sr2$ , byte $0 1 1 0 0 1 0$ $1 0 0 1 0$ $1 0 0 1 0$ $1 0 0 1 0$ $1 0 0 1 0$ $1 0 0 1 0$ $1 0 0 1 0$ NI $sr2$ , byte $1 0$ $1 0 0 1 0$ $1 0 0 1 0 0 1 0$ $1 0 0 1 0 0 1 0$ $1 0 0 1 0 0 0$ $1 0 0 0 1 0 0 0 0$ $1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0$	I UO	ORI	A, byte	0 0							7	AAV byte	
LTIA. hyte $0 0 1 1$ $1$ $1$ $1$ $1$ $2$ $1$	TJEI	671	A, byte	0 1							7	A-byte-1	No Burrow
ONIA, byte $0 1 0 0$ $1$ $1$ $1$ $1$ $A$ hyte $N_0$ OFTA, byte $0 1 0 1$ $1$ $1$ $1$ $1$ $1$ $1$ $2 trOFTA, byte0 1 0 111111112 trNEIA, byte0 1 1 011111111FQIA, byte0 1 1 1 01111111ANIsr2, byte0 1 1 0 0 1 01 0 0 0 1 0 S IS_0DataData17sr2-st2/byte2 trONIsr2, byte1110 0 1110 0 110101010OFTsr2, byte1110 0 1111 0 11011 0 11010$	ado a	LTI	A, hyte	01							٢	A-byte	Borraw
OFF1A, bjte0101IIA hyteZetNEIA, bjte0110IIIA -bjteNoNEIA, bjte0111IIIA -bjteNoEQIA, bjte0111IIIA -bjteNoEQIA, bjte0111IIIIZetANIsr2, bjte011001001000105i5DataIIZetANIsr2, bjteIIIIINoORIsr2, bjteIIIIINoOFIsr2, bjteIIIIINoOFIsr2, bjteIIIIIIOFIsr2, bjteIIIIIIOFIsr2, bjteIIIIIIOFIsr2, bjteIIIIII	aiste	INO	A, byte	10							7	Achyle	No Zero
NEIA, byte011001101010107A-byteNoEQIA, hyte0111117A-byte2erEQIA, hyte01101001000105i5sData17 $2$ -sr2Abyte2erANIsr2, hyte011001001000105i5sData17 $2$ -sr2Abyte1ORIsr2, byte11001110011 $1$ $1$ ORIsr2, byte11001110011 $1$ $1$ OFFIsr2, byte1101111011 $1$ $1$ $2$ -sr2Abyte $1$	Smul	OFFI	A, byte	10						E	7	A hyte	Zero
$QI$ A. hyte $0111$ $1$ $1$ $A$ -byte         ANI       sr2. hyte $01100100$ $1000105iS_0$ Data $17$ $sr2-sr2A$ hyte         ANI       sr2. hyte $1$ $10010$ $100010SiS_0$ Data $17$ $sr2-sr2A$ hyte         ORI       sr2. hyte $1$ $1001$ $1001$ $17$ $sr2-sr2A$ hyte         ONI       sr2. hyte $1$ $1001$ $1001$ $17$ $sr2-sr2A$ hyte         ONI       sr2. hyte $17$ $sr2-sr2A$ hyte $14$ $sr2A$ hyte         OFFI       sr2. hyte $1100$ $1101$ $14$ $sr2A$ hyte		NEI	A, byte	11							7	A-byte	No Zero
ANI         sr2, hyte         01100100         1000105.5         Data         17         sr2*-sr2Abyte           ORI         .         sr2, hyte         1001         1001         1001         17         sr2*-sr2Abyte           ORI         .         sr2, hyte         1001         1001         1         17         sr2*-sr2Abyte           ORI         .         sr2, hyte         1         1001         1         17         sr2*-sr2Vbyte           ONI         sr2, hyte         .         1100         .         1101         14         sr2Abyte           OFFI         sr2, hyte         .         1101         1         11         14         sr2Abyte		EQI	A. hyte	11							7	A-byte	Zero
ORI     sr2, byte     1001     1001     17     sr2~sr2\byte       ONI     sr2, byte     ~1100     14     sr2\byte       OFFI     sr2, byte     1101     14     sr2\byte	(293)		sr2, hyte	11001		000		Data			17	sr2←sr2∧byte	
ONI         sr2, byte         -1100         14         sr2/hyte           OFFI         sr2, byte         1101         14         sr2/hyte	Regis	ORI	sr2, byte			0 0					17	sr2-sr2Vbyle	
sr2, byte 1 1 0 1 14 sr2/byte	1.		sr2, byte		- i	i 1 0					14	sr2∧byte	No Zero
		OFFI	sr2, byte			10			34		14	sr2Abyte	Zero

to a good of the			×		0	Op Codes				Clock	Functions	Skip
	Mnemonics	Uperana	B 1		B	B 2	B 3		B 4	Cycle		Condition
suoț	WIW	wa, byte	100000	0 1	Offset	set	Data	v		16	(FFII.wa) ← (FFII.wa) ∧byte	
ion 13	ORIW	we, byte	0.001		÷					16	(FFil.wa) -(FFIl.wa) Vbyte	
sul no	GTIW	wa, byte	0010							13	(FFII.wa)-byte-1	No Borrow
, in the second	LTIW	wa, liyte	1 1 0 0							13	(FFH.wa)-byte	Burrow
do 19	MINO	wa, byte	0100							13	(FFH.wa) Abyte	No Zern
азтба	OFFIW	wa, byte	0101		B					13	(FFII.wa) Abyte	Zero
a bur	WEIW	wa, hyte	0110	8						13	(FFII.wa)-byte	No Zero
MOTK	EQIW	wa, byte	0111							13	(FFII. wa) - bv'	Zero
	INR	r2	010000	Rı Ro						4	r2⊷r2+1	Carry
Juem	INRW	wa	00100	0 0	Offset	set				13	(FFII.wa) ←(FFII.wa) + 1	Carry
suc Decire	DCR	r2	010100	Rı Ro						4	r2←r2−1	Borrow
caction (Juene)	DCRW	IV&	001100	0 0	1JO	-Olfset				13	(FFII.wa)←(FFII.wa)−1	Borrow
Incre	INX	rp	0 0 Pi Po 0	1 0			5			7	rp⊷rp + 1	
	DCX	rp	0 0 P1P+ 0 0	1 0						7	rp⊷rp – 1	
ation is	DAA	×	011000	0 1						4	Decimal Adjust Accumulator	
otiju Igq0	STC		010010	0 0	0010	1011				80	CY↔-1	
zəsu) Jəÿəl	crc ,		010010	.00	0010	1010				80	CY←0	

\*

٠

Skip Condition		.												Unconditional skip	
Functions		Rotate Left Digit	Rotate Right Digit	$Am + 1 \leftarrow Am$ , $A_0 \leftarrow CY$ , $CY \leftarrow A_7$	Am−1←Am, A1←CY, CY←A0	PC←word	PC <sub>II</sub> ←B, PCL←C	PC←PC+1+jdispİ	PC←PC+2+jdisp	$(SP-1) \leftarrow (PC+3)_{II}, (SP-2) \leftarrow (PC+3)_{L}, PC \leftarrow word$	(SP-1)+-(PS+2)µ, (SP-2)+-(PC+2)L PCI5~11+00001, PCI0~0+-fa	$(SP-1) \leftarrow (PC+1)_{M}, (SP-2) \rightarrow PC+1)_{L}$ $PC_{L} \leftarrow (128+2t_{a}), PC_{M} \leftarrow (129+2t_{a})$	$PC_{L} \leftarrow (SP), PC_{H} \leftarrow (SP+1)$ SP $\leftarrow$ SP+2	1	PCL.←(SP), PCH←(SP+1) PSW.←(SP+2), SP←SP+3
clock	cycle.	17	17	8	8	10	4	10	13	16	13	19	10	10 + n	13
	B 4										×.				
8	B 3					lligh Adrs				High Adrs					
Op Codes	B 2	00111000	1001	0 0 0 0	0001	Low Adrs			jdisp	Low Adrs	[a				
	B1	01001000				01010100	01110011	1 1 ←jdisp1	0100111	0100100	01111	1 0 - ta	0001000	00011000	01100010
	Operand			A *1	A *2	word		word	word	word	word	word			
	Mnemonics	RLD	RRD	RLL	RLR	JMP	JB	JR	JRE	CALL	_	_	RET	RETS	RETI
Γ		T	suoț	erruct erruct	UUI Od	su	ιοτιοι	Instru	durn	su	ηστου	Instr Call	su	נתכביס שני	misM Miscul

\*1 : RLL A can be alternated with RAL (no operands)

\*2 ; RLR A can be alternated with RAR (no operands)


Skip Condition $\mathbf{f} = 0$ $\mathbf{i}\mathbf{f} = 0$											
	Cond	11 444	if :								
Functions		Skip if No Flag	Skip if No INTX Reset INTX if INTX=1	No Operation	Enable Interrupt	Disable Interrupt	Start (Trigger) Serial 1/0	Start Timer	PEIS-84-B, PE7-04-C	PortE AB Mode	
Clock	Cycle	12	12	9	12	12	9	9	15	12	
	B 4										
Op Codes	B 3										
	B 2	0 0 0 1 1 F2F1F6	000101,1,1,		00100000	00100100			00101101	00111100	
	B 1	01001000		000000000	01001000	01001000	00001001	0011001	01001000	01001000	
Puesou0	niistado	£ *3	if .								
Mnemonics		SKN	SKNIT	NOP	EI	DI	S10	STM	XHd	PER	
		-uI noit:	CPU Control Skip I Instructions struct			איזארערער איזאראני געערער איזארערעסער געערערעסער					

4

\*3 : SKN CY and SKN Z can be alternated with SKNC (no operands) and SKNZ (no operands) respectively.

9. Differences between the uPD78C05 and the uPD78C06

	Parameters	uPD78C05	uPD78C06		
4k bytes on-chip ROM		No	Yes		
Internal WAIT for on-chip ROM		No	2 WAIT		
	after reset	Address bus mode	Port mode		
Por	latch capability	No	Yes		
t E (Address Bus)	PEX instruction	At only M3Tl timing AB15-8+B, AB7-0+C is executed, and at other timing the contents of the in- ternal address bus are output.	At M3Tl timing Pel5-8~B, PE7-0~C is executed and the BC data are latched. Until the next PEX or PER instruction will be executed, the output data will not be changed.		
RD, WR Signal		Output for the loca- tion 0-65,407 (0000H- FF7FH).	Output for the loca- tion 4,096-65,407 (1000H-FF7FH).		
Ml c	output	Yes	No		
Pin configuration		Different			
Package		64-pin QUIP	64-pin flat		





NEC Electronics France, (Paris-Office), Tour Chenonceaux, 204, Rond Point du Pont de Sèvres, F-92516 Boulogne Billancourt, Tel. (01) 620-6400, Telex 203 544

NEC Electronics Italiana S.r.l., Via Cardona 3, 20124 Milano, Tel. (02) 63 26 46, Telex 315 355

NEC Electronics UK, 116, Stevenston Street, New Stevenston, Motherwell ML 14 LT, United Kingdom, Tel. (06 98) 73 22 21, Telex 777 565 Hannover Office, Gutenbergstr. 4, 3012 Langenhagen, W.-Germany, Tel. (0511) 73 80 01, Telex 9 230 109 Munich Office, Bayerstr. 21, 8000 München 2, W.-Germany, Tel. (089) 5913 64-68, Telex 5 22 971

Stuttgart Office, Solitudestr. 218, 7000 Stuttgart 31, W.-Germany, Tel. (051) 881119, Telex 7 252 220

Eindhoven Office, 33 Alard du Hamelstraat, 5622 CC Eindhoven, Netherlands, Tel. (040) 44 58 55, Telex 51 923 Stockholm Office, Box 4039, S-18304 Täby, Tel. 08-7567245, Telex 13839